component
PIC16LF876-04I
Public Made by Adomby adom
Microchip Tech MICROCHIP, SOIC-28-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPIC16LF876-04I
Microchip Tech · MICROCHIP · SOIC-28-300mil
PIC16LF876-04I from Microchip Tech, in a SOIC-28-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | MCLR/VPP | input | Active-low Master Clear (Reset) input or programming voltage input, Schmitt Trigger buffer. |
| 2 | RA0/AN0 | bidirectional | PORTA bidirectional I/O with TTL input buffer; can also be analog input 0. |
| 3 | RA1/AN1 | bidirectional | PORTA bidirectional I/O with TTL input buffer; can also be analog input 1. |
| 4 | RA2/AN2/VREF- | bidirectional | PORTA bidirectional I/O with TTL input buffer; can also be analog input 2 or negative analog reference voltage. |
| 5 | RA3/AN3/VREF+ | bidirectional | PORTA bidirectional I/O with TTL input buffer; can also be analog input 3 or positive analog reference voltage. |
| 6 | RA4/T0CKI | bidirectional | PORTA bidirectional I/O with Schmitt Trigger input; can also be the Timer0 clock input, output is open drain type. |
| 7 | RA5/SS/AN4 | bidirectional | PORTA bidirectional I/O with TTL input buffer; can also be analog input 4 or the slave select for the synchronous serial port. |
| 8 | VSS | power_in | Ground reference for logic and I/O pins. |
| 9 | OSC1/CLKIN | input | Oscillator crystal input or external clock source input; ST buffer in RC mode, CMOS otherwise. |
| 10 | OSC2/CLKOUT | output | Oscillator crystal output; in RC mode outputs CLKOUT at 1/4 the OSC1 frequency, denoting the instruction cycle rate. |
| 11 | RC0/T1OSO/T1CKI | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be the Timer1 oscillator output or Timer1 clock input. |
| 12 | RC1/T1OSI/CCP2 | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output. |
| 13 | RC2/CCP1 | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be the Capture1 input/Compare1 output/PWM1 output. |
| 14 | RC3/SCK/SCL | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be the synchronous serial clock input/output for both SPI and I2C modes. |
| 15 | RC4/SDI/SDA | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be SPI Data In (SPI mode) or data I/O (I2C mode). |
| 16 | RC5/SDO | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be SPI Data Out (SPI mode). |
| 17 | RC6/TX/CK | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be the USART Asynchronous Transmit or Synchronous Clock. |
| 18 | RC7/RX/DT | bidirectional | PORTC bidirectional I/O with Schmitt Trigger input; can also be the USART Asynchronous Receive or Synchronous Data. |
| 19 | VSS | power_in | Ground reference for logic and I/O pins. |
| 20 | VDD | power_in | Positive supply for logic and I/O pins. |
| 21 | RB0/INT | bidirectional | PORTB bidirectional I/O with software-programmable weak pull-up, TTL input (Schmitt Trigger when used as external interrupt); can also be the external interrupt pin. |
| 22 | RB1 | bidirectional | PORTB bidirectional I/O with TTL input and software-programmable weak pull-up. |
| 23 | RB2 | bidirectional | PORTB bidirectional I/O with TTL input and software-programmable weak pull-up. |
| 24 | RB3/PGM | bidirectional | PORTB bidirectional I/O with TTL input; can also be the low voltage programming input. |
| 25 | RB4 | bidirectional | PORTB bidirectional I/O with TTL input; interrupt-on-change pin. |
| 26 | RB5 | bidirectional | PORTB bidirectional I/O with TTL input; interrupt-on-change pin. |
| 27 | RB6/PGC | bidirectional | PORTB bidirectional I/O (Schmitt Trigger in serial programming mode); interrupt-on-change pin or In-Circuit Debugger pin, serial programming clock. |
| 28 | RB7/PGD | bidirectional | PORTB bidirectional I/O (Schmitt Trigger in serial programming mode); interrupt-on-change pin or In-Circuit Debugger pin, serial programming data. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-28-300mil |
| Category | Embedded Processors & Controllers |
| Pins | 28 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VDD | 2 | 5.5 | V | 16LF87X, LP, XT, RC osc configuration (DC to 4 MHz) | 152 | |
| Brown-out Reset Voltage | VBOR | 3.7 | 4 | 4.35 | V | BODEN bit in configuration word enabled | 152 |
| VDD Rise Rate to ensure internal Power-on Reset | SVDD | 0.05 | V/ms | See section on Power-on Reset for details | 152 | ||
| Supply Current | IDD | 0.6 | 2 | mA | 16LF87X, XT, RC osc configuration, FOSC = 4 MHz, VDD = 3.0V | 153 | |
| Supply Current | IDD | 20 | 35 | µA | 16LF87X, LP osc configuration, FOSC = 32 kHz, VDD = 3.0V, WDT disabled | 153 | |
| Brown-out Reset Current | IBOR | 85 | 200 | µA | BOR enabled, VDD = 5.0V | 153 | |
| Power-down Current | IPD | 7.5 | 30 | µA | 16LF87X, VDD = 3.0V, WDT enabled, -40C to +85C | 154 | |
| Power-down Current | IPD | 0.9 | 5 | µA | 16LF87X, VDD = 3.0V, WDT enabled, 0C to +70C | 154 | |
| Input Low Voltage, I/O ports TTL buffer | VIL | 0.8 | V | 4.5V ≤ VDD ≤ 5.5V | 155 | ||
| Input Low Voltage, RC3/RC4 SMBus | VIL | -0.5 | 0.6 | V | for VDD = 4.5 to 5.5V | 155 | |
| Input High Voltage, I/O ports TTL buffer | VIH | 2 | V | 4.5V ≤ VDD ≤ 5.5V | 155 | ||
| Input High Voltage, RC3/RC4 SMBus | VIH | 1.4 | 5.5 | V | for VDD = 4.5 to 5.5V | 155 | |
| PORTB Weak Pull-up Current | IPURB | 50 | 250 | 400 | µA | VDD = 5V, VPIN = VSS, -40°C TO +85°C | 155 |
| Input Leakage Current, I/O ports | IIL | 1 | µA | Vss ≤ VPIN ≤ VDD, Pin at hi-impedance | 155 | ||
| Input Leakage Current, MCLR, RA4/T0CKI | IIL | 5 | µA | Vss ≤ VPIN ≤ VDD | 155 | ||
| Input Leakage Current, OSC1 | IIL | 5 | µA | Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration | 155 | ||
| Output Low Voltage, I/O ports | VOL | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40C to +85C | 156 | ||
| Output Low Voltage, OSC2/CLKOUT (RC osc config) | VOL | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40C to +85C | 156 | ||
| Open-Drain High Voltage | VOD | 8.5 | V | RA4 pin | 156 | ||
| OSC2 pin capacitive loading | COSC2 | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 | 156 | ||
| Capacitive loading, all I/O pins and OSC2 (RC mode) | CIO | 50 | pF | 156 | |||
| Capacitive loading, SCL, SDA (I2C mode) | CB | 400 | pF | 156 | |||
| Data EEPROM Erase/write cycle time | TDEW | 4 | 8 | ms | 156 | ||
| Program FLASH Endurance | EP | 1000 | E/W | 25C at 5V | 156 | ||
| Program FLASH Erase/Write cycle time | TPEW | 4 | 8 | ms | 156 | ||
| Port output rise time, Extended (LF) | TioR | 145 | ns | Extended (LF) | 163 | ||
| Port output fall time, Extended (LF) | TioF | 145 | ns | Extended (LF) | 163 | ||
| OSC1 (Q2 cycle) to Port input invalid (I/O in hold time), Extended (LF) | TosH2ioI | 200 | ns | Extended (LF) | 163 | ||
| Instruction Cycle Time | TCY | 200 | ns | TCY = 4/FOSC | 162 | ||
| Operating temperature (industrial) | TA | -40 | 85 | °C | industrial | 152 | |
| Ambient temperature under bias | -55 | 125 | °C | 149 | |||
| Storage temperature | -65 | 150 | °C | 149 | |||
| Voltage on VDD with respect to VSS | VDD | -0.3 | 7.5 | V | 149 | ||
| Voltage on MCLR with respect to VSS | 0 | 14 | V | Note 2 | 149 | ||
| Voltage on RA4 with respect to Vss | 0 | 8.5 | V | 149 | |||
| Total power dissipation | 1 | W | Note 1 | 149 | |||
| RAM Data Retention Voltage | VDR | 1.5 | V | 152 |
CAD (KiCad official)
- Symbol:
PIC16LF876-04I - Footprint:
Package_SO:SOIC-28W_7.5x17.9mm_P1.27mm - 3D model: SOIC-28-300mil (KiCad packages3D, STEP)
- 3D model files:
pic16lf876-04i-etched.step/pic16lf876-04i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pic16lf876-04i.step/pic16lf876-04i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (218 pp, sha256
2b2f4f67afe6ac63, retrieved 2026-10-24, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).