Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7742FQDWQ1

Texas Instruments · Digital Isolators · SOIC-16

ISO7742FQDWQ1 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Side-1 supply voltage, recommended range 2.25 V to 5.5 V, decoupled with a 0.1 µF capacitor to GND1 placed no more than 2 mm from the pin.
2 GND1 power_in Side-1 ground connection for VCC1 (pins 2 and 8 are both side-1 ground).
3 INA input Logic input, channel A on side 1; VIH is 0.7 x VCCI minimum and VIL is 0.3 x VCCI maximum.
4 INB input Logic input, channel B on side 1; VIH is 0.7 x VCCI minimum and VIL is 0.3 x VCCI maximum.
5 OUTC output Output of channel C; follows the logic state of its input and goes high impedance when the enable pin is low.
6 OUTD output Output of channel D; follows the logic state of its input and goes high impedance when the enable pin is low.
7 EN1 input Output enable for side 1; side-1 outputs are enabled when EN1 is high or open and go to high impedance when EN1 is low.
8 GND1 power_in Side-1 ground connection for VCC1 (second side-1 ground pin, with pin 2).
9 GND2 power_in Side-2 ground connection for VCC2 (pins 9 and 15 are both side-2 ground).
10 EN2 input Output enable for side 2; side-2 outputs are enabled when EN2 is high or open and go to high impedance when EN2 is low.
11 IND input Logic input, channel D on side 2; VIH is 0.7 x VCCI minimum and VIL is 0.3 x VCCI maximum.
12 INC input Logic input, channel C on side 2; VIH is 0.7 x VCCI minimum and VIL is 0.3 x VCCI maximum.
13 OUTB output Output of channel B; follows the logic state of its input and goes high impedance when the enable pin is low.
14 OUTA output Output of channel A; follows the logic state of its input and goes high impedance when the enable pin is low.
15 GND2 power_in Side-2 ground connection for VCC2 (second side-2 ground pin, with pin 9).
16 VCC2 power_in Side-2 supply voltage, recommended range 2.25 V to 5.5 V, decoupled with a 0.1 µF capacitor to GND2 placed no more than 2 mm from the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7742FQDWQ1
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: iso7742fqdwq1-etched.step / iso7742fqdwq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7742fqdwq1.step / iso7742fqdwq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 3fc23e4a8eb8bc39, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF