Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

AD8002B

IDCHIP · Audio Power OpAmps · SOP-8

AD8002B from IDCHIP, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SD input Shutdown control input. Logic HIGH puts the chip into low-power shutdown (typ. 25µA); logic LOW enables normal operation. At 5V supply the shutdown threshold is ~1.6V and enable threshold is ~1.2V. Has an internal pull-up.
2 BYP passive Bypass pin for the internal VDD/2 mid-supply reference. Connect a 1µF capacitor from BYP to GND to filter the internal common-mode reference voltage and reduce power-supply noise coupling into the amplifier.
3 +IN input Non-inverting analog audio input to the internal op-amp. Typically AC-coupled to signal ground through an input capacitor in single-ended input applications.
4 -IN input Inverting analog audio input. Audio source is AC-coupled here (typ. 0.22µF) through a series input resistor (typ. 22kΩ); a feedback resistor (typ. 68kΩ) from VO1 sets the closed-loop gain (Av = -Rf/Rin).
5 VO1 output BTL audio output 1 (VO-). One side of the bridge-tied speaker load; connects directly to one speaker terminal with no output coupling capacitor required. Drives up to 3W into a 4Ω load (BTL) at 5V.
6 VDD power_in Positive supply voltage input. Operating range 2V to 6.5V; typical 5V. Decouple with a 1µF (or larger) ceramic capacitor to GND close to the pin.
7 GND power_in Device ground / power return. Connect to the system analog ground plane.
8 VO2 output BTL audio output 2 (VO+). The complementary side of the bridge-tied speaker load; drives the other speaker terminal 180° out of phase with VO1. No output DC-blocking capacitor required.

Key specifications

Parameter Value
Manufacturer IDCHIP
Package SOP-8
Category Op-amp/Cmp
Pins 8

CAD (KiCad official)

  • Symbol: AD8002B
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ad8002b.step 122 KB You want the bare part, or you mark your own boards.
ad8002b-etched.step 1.9 MB You want the part with AD8002B already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 468 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: IDCHIP datasheet (4 pp, sha256 770c6e420402220c, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF