Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F103RCT6

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F103RCT6 from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Backup battery supply (1.8 to 3.6 V) for RTC and backup registers
2 PC13-TAMPER-RTC bidirectional General-purpose I/O or tamper/RTC function, powered through backup domain switch
3 PC14-OSC32_IN input Low-speed external oscillator input or general-purpose I/O
4 PC15-OSC32_OUT output Low-speed external oscillator output or general-purpose I/O
5 PD0-OSC_IN input High-speed external oscillator input, remappable to FSMC_D2 or CAN_RX
6 PD1-OSC_OUT output High-speed external oscillator output, remappable to FSMC_D3 or CAN_TX
7 NRST input Active-low external reset pin with internal Schmitt trigger and weak pull-up
8 PC0 bidirectional General-purpose I/O or ADC123_IN10 channel
9 PC1 bidirectional General-purpose I/O or ADC123_IN11 channel
10 PC2 bidirectional General-purpose I/O or ADC123_IN12 channel
11 PC3 bidirectional General-purpose I/O or ADC123_IN13 channel; in WLCSP64 must be configured as output mode with 0 written to avoid extra low-power consumption
12 PD9 bidirectional General-purpose I/O with FSMC_D14 or USART3_RX alternate function
13 PD8 bidirectional General-purpose I/O with FSMC_D13 or USART3_TX alternate function
14 VSSA power_in Analog ground supply for ADC, DAC, reset and PLL circuits
15 VDDA power_in Analog power supply (2.4 to 3.6 V) for ADC, DAC, reset and PLL; must connect to VDD with max 300 mV difference
16 PA0-WKUP bidirectional General-purpose I/O, wakeup pin, or USART2_CTS/ADC123_IN0/TIM2_CH1_ETR
17 PA1 bidirectional General-purpose I/O or USART2_RTS/ADC123_IN1/TIM2_CH2
18 PA2 bidirectional General-purpose I/O or USART2_TX/ADC123_IN2/TIM2_CH3
19 PA3 bidirectional General-purpose I/O or USART2_RX/ADC123_IN3/TIM2_CH4
20 VSS_1 power_in Ground supply for digital circuits
21 VDD_1 power_in Main power supply (2.0 to 3.6 V) for core and I/Os
22 PA4 bidirectional General-purpose I/O, remappable to SPI1_NSS/USART2_CK or DAC_OUT1/ADC12_IN4
23 PA5 bidirectional General-purpose I/O, remappable to SPI1_SCK or DAC_OUT2/ADC12_IN5
24 PA6 bidirectional General-purpose I/O, remappable to SPI1_MISO/TIM3_CH1 or TIM8_BKIN/ADC12_IN6
25 PA7 bidirectional General-purpose I/O, remappable to SPI1_MOSI/TIM3_CH2 or TIM8_CH1N/ADC12_IN7
26 PC4 bidirectional General-purpose I/O or ADC12_IN14 channel
27 PC5 bidirectional General-purpose I/O or ADC12_IN15 channel
28 PB0 bidirectional General-purpose I/O or ADC12_IN8/TIM3_CH3 with TIM8_CH2N alternate
29 PB1 bidirectional General-purpose I/O or ADC12_IN9/TIM3_CH4 with TIM8_CH3N alternate
30 PB2/BOOT1 bidirectional General-purpose I/O with internal pull-down; BOOT1 pin selects boot source during reset
31 PB3/JTDO bidirectional JTAG test data output or general-purpose I/O remappable to SPI3_SCK/TIM2_CH2
32 PB4/NJTRST bidirectional JTAG test reset or general-purpose I/O remappable to SPI3_MISO/TIM3_CH1
33 PB5 bidirectional General-purpose I/O or remappable to I2C1_SMBA/SPI3_MOSI/TIM3_CH2
34 PB6 bidirectional General-purpose I/O or remappable to I2C1_SCL/TIM4_CH1/USART1_TX
35 PB7 bidirectional General-purpose I/O or remappable to I2C1_SDA/TIM4_CH2/USART1_RX
36 BOOT0 input Boot mode selection pin; internal pull-down, selects boot source during reset
37 PB8 bidirectional General-purpose I/O or remappable to TIM4_CH3/SDIO_D4 or I2C1_SCL/CAN_RX
38 PB9 bidirectional General-purpose I/O or remappable to TIM4_CH4/SDIO_D5 or I2C1_SDA/CAN_TX
39 VSS_2 power_in Ground supply for digital circuits
40 VDD_2 power_in Main power supply (2.0 to 3.6 V) for core and I/Os
41 PA8 bidirectional General-purpose I/O or remappable to USART1_CK/TIM1_CH1 or MCO (master clock output)
42 PA9 bidirectional General-purpose I/O or remappable to USART1_TX/TIM1_CH2
43 PA10 bidirectional General-purpose I/O or remappable to USART1_RX/TIM1_CH3
44 PA11 bidirectional General-purpose I/O or USART1_CTS/USB_DM/CAN_RX/TIM1_CH4
45 PA12 bidirectional General-purpose I/O or USART1_RTS/USB_DP/CAN_TX/TIM1_ETR
46 PA13 bidirectional JTAG test mode select (JTMS) / Serial wire debug I/O (SWDIO); can be remapped to PA13
47 PA14 bidirectional JTAG test clock (JTCK) / Serial wire debug clock (SWCLK); can be remapped to PA14
48 PA15 bidirectional JTAG test data input (JTDI) or general-purpose I/O remappable to SPI3_NSS/TIM2_CH1_ETR
49 PC10 bidirectional General-purpose I/O or remappable to UART4_TX/SDIO_D2 or USART3_TX
50 PC11 bidirectional General-purpose I/O or remappable to UART4_RX/SDIO_D3 or USART3_RX
51 PC12 bidirectional General-purpose I/O or remappable to UART5_TX/SDIO_CK or USART3_CK
52 PD2 bidirectional General-purpose I/O or remappable to TIM3_ETR/UART5_RX/SDIO_CMD
53 PD3 bidirectional General-purpose I/O or remappable to FSMC_CLK or USART2_CTS
54 PD4 bidirectional General-purpose I/O or remappable to FSMC_NOE or USART2_RTS
55 VSS_3 power_in Ground supply for digital circuits
56 VDD_3 power_in Main power supply (2.0 to 3.6 V) for core and I/Os
57 PD5 bidirectional General-purpose I/O or remappable to FSMC_NWE or USART2_TX
58 PD6 bidirectional General-purpose I/O or remappable to FSMC_NWAIT or USART2_RX
59 PD7 bidirectional General-purpose I/O or remappable to FSMC_NE1 or USART2_CK; FSMC not available in LQFP64
60 PB10 bidirectional General-purpose I/O or remappable to I2C2_SCL/USART3_TX or TIM2_CH3
61 PB11 bidirectional General-purpose I/O or remappable to I2C2_SDA/USART3_RX or TIM2_CH4
62 PB12 bidirectional General-purpose I/O or remappable to SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN
63 VSS_4 power_in Ground supply for digital circuits
64 VDD_4 power_in Main power supply (2.0 to 3.6 V) for core and I/Os

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F103RCT6
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f103rct6-etched.step / stm32f103rct6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f103rct6.step / stm32f103rct6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (144 pp, sha256 c9b21d3e41aa42a0, retrieved 2026-09-24, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF