Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DRV8889QWRGERQ1

Texas Instruments · Stepper Motor Driver · VQFN-24-EP(4x4)

DRV8889QWRGERQ1 from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VM power_in Motor power supply input, 4.5V to 45V operating range; bypass with 0.01µF ceramic and bulk capacitor to GND.
2 PGND power_in Power ground, internally shorted to other PGND pin; connect to system ground.
3 AOUT1 output Phase A motor winding output with 1.5A full-scale and 2.4A peak current capacity.
4 AOUT2 output Phase A motor winding output with 1.5A full-scale and 2.4A peak current capacity.
5 BOUT2 output Phase B motor winding output with 1.5A full-scale and 2.4A peak current capacity.
6 BOUT1 output Phase B motor winding output with 1.5A full-scale and 2.4A peak current capacity.
7 PGND power_in Power ground, internally shorted to other PGND pin; connect to system ground.
8 VM power_in Motor power supply input, 4.5V to 45V operating range; bypass with 0.01µF ceramic and bulk capacitor to GND.
9 GND power_in Device ground; connect to system ground for proper circuit operation.
10 DVDD power_in Internal 5V regulator output for logic circuits; bypass with 0.47µF to 1µF X7R ceramic to GND.
11 nFAULT output Open-drain fault indicator output pulled low on fault condition; maximum 5mA at 0.4V output.
12 VREF power_in Current reference input, 0.05V to 3.3V maximum; 2.2V/A transconductance gain for full-scale current.
13 nSCS input Serial chip select input active low with internal pull-up to DVDD; 50ns setup and hold time.
14 VSDO power_in Power supply for SDO output buffer, 2.9V to 5.5V range; selects output logic level.
15 SDO output Serial data output push-pull stage; data shifted on SCLK rising edge with 30ns propagation delay.
16 SDI input Serial data input sampled on SCLK falling edge with 20ns setup and 30ns hold time requirement.
17 SCLK input Serial clock input with 100ns minimum period; timing reference for SPI data transfer.
18 STEP input Step input; rising edge advances microstepper one step with internal pull-down; up to 500kHz, 970ns minimum pulse.
19 DIR input Direction input; logic level sets stepper direction with internal pull-down; 200ns setup before STEP rising edge.
20 DRVOFF input Motor output disable control; high disables H-bridge outputs, low enables; internal pull-up to DVDD.
21 nSLEEP input Sleep mode input; high enables device operation, low enters low-power sleep at 2µA; 75µs sleep time.
22 CPL passive Charge pump negative switching node; connect 0.022µF X7R ceramic capacitor between CPL and CPH pins.
23 CPH passive Charge pump positive switching node at 400kHz; connect 0.022µF X7R ceramic capacitor to CPL pin.
24 VCP power_out Charge pump output for high-side FET gate drive; connect 0.22µF 16V X7R ceramic capacitor to VM.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Motor Driver ICs
Pins 25

CAD (KiCad official)

  • Symbol: DRV8889QWRGERQ1
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: drv8889qwrgerq1-etched.step / drv8889qwrgerq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); drv8889qwrgerq1.step / drv8889qwrgerq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (87 pp, sha256 133d373031764255, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF