Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AP7381-33Y-13

Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89

AP7381-33Y-13 from Diodes Incorporated, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT power_out Regulated output voltage pin; absolute maximum output voltage is -0.3 V to 8 V and output current is rated to 150 mA.
2 GND power_in Ground reference pin for the regulator.
3 VIN power_in Input voltage pin; recommended supply range is 3.3 V to 40 V, with an absolute maximum rating of -0.3 V to 45 V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-89
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage Variation from Specified VOUT VOUT 98 102 % of VOUT 3
Input Voltage VIN 3.3 40 V 3
Current Limit ILIMIT 150 mA VOUT = 98% x VOUT, VIN = VOUT + 2V 3
Supply Input Voltage VIN -0.3 45 V 2
Output Voltage VOUT -0.3 8 V 2
Output Current IOUT 150 mA 2
Lead Temperature TLEAD 260 °C Soldering, 10s 2
Operating Junction Temperature TJ 150 °C 2
Storage Temperature Range TSTG -65 150 °C 2
CDM ESD (Charge Device Model) CDM ESD 2000 V 2
HBM ESD (Human Body Model) HBM ESD 4000 V 2
Supply Input Voltage VIN 3.3 40 V 2
Operating Junction Temperature TJ -40 125 °C 2
Thermal Resistance Junction-to-Ambient, SOT89 θJA 125 °C/W SOT89 package; ratings apply to ambient +25°C, JEDEC High-K board (Note 4) 2

CAD (KiCad official)

  • Symbol: AP7381-33Y-13
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89 (KiCad packages3D, STEP)
  • 3D model files: ap7381-33y-13-etched.step / ap7381-33y-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap7381-33y-13.step / ap7381-33y-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (13 pp, sha256 657d25b1f48ab5dc, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF