LT1881AIS8#TRPBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	OUT A	output	Amplifier A output with rail-to-rail swing to within 40mV of V- and 220mV of V+, able to drive up to 1000pF in unity gain.
2	-IN A	input	Amplifier A inverting input, with 200pA maximum bias current (LT1881A) and a common mode range of V- + 1V to V+ - 1V.
3	+IN A	input	Amplifier A noninverting input, with 200pA maximum bias current (LT1881A) and a common mode range of V- + 1V to V+ - 1V.
4	V-	power_in	Negative supply (or ground in single-supply use); total supply V+ to V- is 2.7V to 36V, 40V absolute maximum.
5	+IN B	input	Amplifier B noninverting input, with 200pA maximum bias current (LT1881A) and a common mode range of V- + 1V to V+ - 1V.
6	-IN B	input	Amplifier B inverting input, with 200pA maximum bias current (LT1881A) and a common mode range of V- + 1V to V+ - 1V.
7	OUT B	output	Amplifier B output with rail-to-rail swing to within 40mV of V- and 220mV of V+, able to drive up to 1000pF in unity gain.
8	V+	power_in	Positive supply; total supply V+ to V- is 2.7V to 36V, 40V absolute maximum.

Key specifications

Parameter	Value
Manufacturer	Analog Devices
Package	SO-8
Category	Amplifiers
Pins	8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply Voltage	V+ to V-			40	V		2
Differential Input Voltage		-10		10	V	Note 2	2
Input Current		-10		10	mA	Note 2	2
Maximum Junction Temperature	TJMAX			150	°C		2
Storage Temperature Range		-65		150	°C		2
Lead Temperature				300	°C	Soldering, 10 sec	2
Operating Temperature Range		-40		85	°C	LT1881I	2
Thermal Resistance Junction-Ambient	θJA		190		°C/W	S8 package	2
Input Offset Voltage (LT1881A)	VOS		25	50	μV	VS = 5V, 0V; TA = 25°C	3
Input Offset Voltage (LT1881A)	VOS			85	μV	VS = 5V, 0V; 0°C < TA < 70°C	3
Input Offset Voltage (LT1881A)	VOS			110	μV	VS = 5V, 0V; -40°C < TA < 85°C	3
Input Offset Voltage Drift	ΔVOS/ΔT		0.3	0.8	μV/°C	-40°C < TA < 85°C (Note 6)	3
Input Offset Current (LT1881A)	IOS		100	200	pA	VS = 5V, 0V; TA = 25°C	3
Input Offset Current (LT1881A)	IOS			300	pA	VS = 5V, 0V; -40°C < TA < 85°C	3
Input Bias Current (LT1881A)	IB		100	200	pA	VS = 5V, 0V; TA = 25°C	3
Input Bias Current (LT1881A)	IB			300	pA	VS = 5V, 0V; -40°C < TA < 85°C	3
Common Mode Rejection Ratio	CMRR	106	128		dB	1V < VCM < 4V	3
Power Supply Rejection Ratio	PSRR	106			dB	V- = 0V, VCM = 1.5V; 0°C < TA < 85°C, 2.7V < V+ < 32V	3
Large-Signal Voltage Gain	AVOL	500	1600		V/mV	RL = 10k; 1V < VOUT < 4V	4
Large-Signal Voltage Gain	AVOL	300	800		V/mV	RL = 2k; 1V < VOUT < 4V	4
Large-Signal Voltage Gain	AVOL	250	400		V/mV	RL = 1k; 1V < VOUT < 4V	4
Output Voltage Swing Low	VOL		20	40	mV	No Load	4
Output Voltage Swing Low	VOL		25	50	mV	ISINK = 100μA	4
Output Voltage Swing Low	VOL		70	150	mV	ISINK = 1mA	4
Output Voltage Swing Low	VOL		270	600	mV	ISINK = 5mA	4
Output Voltage Swing High (Referred to V+)	VOH		120	220	mV	No Load	4
Output Voltage Swing High (Referred to V+)	VOH		130	230	mV	ISINK = 100μA	4
Output Voltage Swing High (Referred to V+)	VOH		180	300	mV	ISINK = 1mA	4
Output Voltage Swing High (Referred to V+)	VOH		360	600	mV	ISINK = 5mA	4
Supply Current Per Amplifier	IS	0.45	0.65	0.85	mA	VS = 3V, 0V	4
Supply Current Per Amplifier	IS	0.5	0.65	0.9	mA	VS = 5V, 0V	4
Supply Current Per Amplifier	IS	0.5	0.7	1	mA	VS = 12V, 0V	4
Short-Circuit Current	ISC	15	30		mA	VOUT Short to GND	4
Gain Bandwidth Product	GBW	0.35	1		MHz	f = 20kHz; VS = 5V, 0V	4
Slew Rate Positive	SR+	0.15	0.35		V/μs	AV = -1; VS = 5V, 0V	4
Slew Rate Negative	SR-	0.11	0.18		V/μs	AV = -1; VS = 5V, 0V	4
Offset Voltage Match (LT1881A)	ΔVOS		30	70	μV	VS = 5V, 0V; Note 7	4
Noninverting Bias Current Match (LT1881A)	ΔIB+		200	300	pA	VS = 5V, 0V; Note 7	4
Input Offset Voltage (LT1881A)	VOS		25	50	μV	VS = ±15V, VCM = 0V; TA = 25°C	5
Common Mode Rejection Ratio	CMRR	114	130		dB	-13.5V < VCM < 13.5V	6
Positive Power Supply Rejection Ratio	+PSRR	110	132		dB	V- = -15V, VCM = 0V; 1.5V < V+ < 18V	6
Negative Power Supply Rejection Ratio	-PSRR	106	132		dB	V+ = 15V, VCM = 0V; -1.5V < V- < -18V	6
Minimum Operating Supply Voltage			1.2	1.35	V	VS = ±15V section, as printed ±1.2 ±1.35	6
Large-Signal Voltage Gain	AVOL	1000	1600		V/mV	RL = 10k; -13.5V < VOUT < 13.5V	6
Large-Signal Voltage Gain	AVOL	175	420		V/mV	RL = 2k; -13.5V < VOUT < 4V	6
Large-Signal Voltage Gain	AVOL	90	230		V/mV	RL = 1k; 1V < VOUT < 4V	6
Output Voltage Swing Low (Referred to VEE)	VOL		20	40	mV	No Load; VS = ±15V	6
Output Voltage Swing Low (Referred to VEE)	VOL		270	600	mV	ISINK = 5mA; VS = ±15V	6
Output Voltage Swing High (Referred to VCC)	VOH		120	220	mV	No Load; VS = ±15V	6
Output Voltage Swing High (Referred to VCC)	VOH		360	600	mV	ISOURCE = 5mA; VS = ±15V	6
Supply Current Per Amplifier	IS	0.5	0.85	1.1	mA	VS = ±15V	6
Short-Circuit Current	ISC	20	40		mA	VOUT Short to V-	6
Short-Circuit Current	ISC	20	30		mA	VOUT Short to V+	6
Gain Bandwidth Product	GBW	0.4	0.85		MHz	f = 20kHz; VS = ±15V	6
Slew Rate Positive	SR+	0.21	0.4		V/μs	AV = -1; VS = ±15V	6
Slew Rate Negative	SR-	0.13	0.2		V/μs	AV = -1; VS = ±15V	6
Full-Power Bandwidth	FPBW	1.47	2.25		kHz	VOUT = 28VP-P (Note 10); VS = ±15V	7
Offset Voltage Match (LT1881A)	ΔVOS		35	70	μV	Note 7; VS = ±15V	7
Common Mode Rejection Match	ΔCMRR	110	125		dB	Notes 7, 9; VS = ±15V	7
Positive Power Supply Rejection Ratio Match	Δ+PSRR	108	130		dB	V- = -15V, VCM = 0V, 1.5V < V+ < 18V, (Notes 7, 9)	7

CAD (KiCad official)

Symbol: LT1881AIS8#TRPBF
Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
3D model: SO-8 (KiCad packages3D, STEP)
3D model files: lt1881ais8-trpbf-etched.step / lt1881ais8-trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lt1881ais8-trpbf.step / lt1881ais8-trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Analog Devices datasheet (18 pp, sha256 3a9a2fc8222026c6, retrieved 2026-10-30, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

LT1881AIS8#TRPBF

Verified LT1881AIS8#TRPBF

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README