component
TPS7A6350QPWPRQ1
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, HTSSOP-14-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS7A6350QPWPRQ1
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HTSSOP-14-EP
TPS7A6350QPWPRQ1 from Texas Instruments, in a HTSSOP-14-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Unregulated input voltage pin; a bypass capacitor between VIN and GND dampens line transients, with recommended VIN of 7 V to 40 V and absolute maximum of 45 V. |
| 2 | nRST | output | Open-drain reset output that requires an external pullup resistor to VOUT; absolute maximum 7 V and recommended low-voltage input or output range 0 V to 5.25 V. |
| 3 | NC | unconnected | Not connected on the fixed-output devices (TPS7A6333-Q1 and TPS7A6350-Q1); on the adjustable devices this pin is FB. |
| 4 | GND | power_in | Signal ground pin of the device; all voltages are specified with respect to GND. |
| 5 | EN | input | High-voltage-tolerant chip enable input with internal pulldown; a high input turns the regulator on, the pin must be tied to VIN for self-bias, and an unconnected pin leaves the device disabled, with recommended EN voltage of 4 V to 40 V. |
| 6 | RDELAY | output | Reset delay timer pin that programs the reset delay with an external capacitor CDLY to ground; absolute maximum 7 V. |
| 7 | VOUT | power_out | Regulated output pin (3.3 V or 5 V for the fixed option) with a limited maximum output current; a low-ESR output capacitor COUT connected to GND is required for stable operation; absolute maximum 7 V. |
| 8 | NC | unconnected | Not connected. |
| 9 | WD_FLT | output | Active-low watchdog fault output with an external pullup to VOUT (stated for TPS7A63-Q1); absolute maximum 7 V. |
| 10 | WD | input | Watchdog service input that receives the service signal to the watchdog; absolute maximum 7 V and recommended range 0 V to 5.25 V. |
| 11 | NC | unconnected | Not connected. |
| 12 | nWD_EN | input | Active-low watchdog enable input with internal pulldown; a high input disables the watchdog, and leaving it floating keeps the watchdog enabled; recommended range 0 V to 5.25 V. |
| 13 | NC | unconnected | Not connected. |
| 14 | ROSC | output | Oscillator programming pin that sets the internal oscillator frequency and watchdog window duration through an external resistor to ground; absolute maximum 7 V. |
| 15 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | HTSSOP-14-EP |
| Category | Power Management (PMIC) |
| Pins | 15 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Unregulated inputs (VIN, VEN) | VIN, VEN | 45 | V | 5 | |||
| Regulated output (VOUT) | VOUT | 7 | V | 5 | |||
| Constant-voltage reference (ROSC) | ROSC | 7 | V | 5 | |||
| Watchdog inputs and outputs (nWD_EN, WD, WD_FLAG, WD_FLT) | 7 | V | 5 | ||||
| Open-drain reset output (nRST) | nRST | 7 | V | 5 | |||
| Reset delay timer output (RDELAY) | RDELAY | 7 | V | 5 | |||
| Operating ambient temperature | TA | 125 | °C | 5 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| Unregulated input voltage | VIN | 7 | 40 | V | 5 | ||
| Enable pin voltage | VEN | 4 | 40 | V | 5 | ||
| Low voltage input or output (nRST, RDELAY, nWD_EN, WD_FLT, WD_FLAG, WD, FB) | 0 | 5.25 | V | 5 | |||
| Operating junction temperature range | TJ | -40 | 150 | °C | 5 | ||
| Input voltage | VIN | 7 | 40 | V | VOUT = 2.5 V to 7 V, IOUT = 1 mA | 6 | |
| Logic-input low level (EN pin) | VIL | 0 | 0.8 | V | 6 | ||
| Logic-input high level (EN pin) | VIH | 2.5 | 40 | V | 6 | ||
| Regulated output voltage | VOUT | -2 | 2 | % | Fixed VOUT value (3.3 V, 5 V or a programmed value), IOUT = 10 mA to 200 mA, VIN = VOUT + 1 V to 16 V | 6 | |
| Output current | IOUT | 0 | 200 | mA | VOUT in regulation | 6 | |
| Output current limit | ICL | 350 | 1000 | mA | VOUT = 0 V (VOUT pin is shorted to ground) | 6 | |
| Power-on-reset threshold | VTH(POR) | 4.5 | 4.65 | 4.77 | V | VOUT powered up above internally set tolerance, VOUT = 5 V | 7 |
| Reset threshold | UVTHRES | 4.5 | 4.65 | 4.77 | V | VOUT falling below internally set tolerance, VOUT = 5 V | 7 |
| Delay capacitor charging current | IDLY | 0.75 | 1 | 1.25 | µA | 7 | |
| Voltage reference | VROSC | 0.95 | 1 | 1.05 | V | 7 | |
| Tolerance of watchdog period using external resistor | tWD-tol | -10 | 10 | % | Excludes tolerance of ROSC (external resistor connected to ROSC pin) | 7 | |
| Default watchdog period | tWD-DEFAULT | 108 | 164 | 254 | ms | External resistor not connected, ROSC pin is floating or open | 7 |
| Junction-to-ambient thermal resistance (PWP, HTSSOP-14) | RθJA | 46 | °C/W | 6 | |||
| Junction-to-case (top) thermal resistance (PWP, HTSSOP-14) | RθJC(top) | 32.6 | °C/W | 6 | |||
| Junction-to-board thermal resistance (PWP, HTSSOP-14) | RθJB | 27.4 | °C/W | 6 | |||
| Junction-to-top characterization parameter (PWP, HTSSOP-14) | ψJT | 1.2 | °C/W | 6 | |||
| Junction-to-board characterization parameter (PWP, HTSSOP-14) | ψJB | 27.2 | °C/W | 6 | |||
| Junction-to-case (bottom) thermal resistance (PWP, HTSSOP-14) | RθJC(bot) | 2.5 | °C/W | 6 |
CAD (KiCad official)
- Symbol:
TPS7A6350QPWPRQ1 - Footprint:
Package_SO:TSSOP-14-1EP_4.4x5mm_P0.65mm - 3D model: HTSSOP-14-EP (KiCad packages3D, STEP)
- 3D model files:
tps7a6350qpwprq1-etched.step/tps7a6350qpwprq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps7a6350qpwprq1.step/tps7a6350qpwprq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (46 pp, sha256
fded27fe6d72aad1, retrieved 2026-10-10, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).