main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers zsc31150gag1-t: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
verification.json Verified: Published by the parts factory: tier lcsc, 14 pins · Ray 7d ago
zsc31150gag1-t-etched.glb Publish 0.1.0 · Ray 7d ago
zsc31150gag1-t-etched.step zsc31150gag1-t: factory component page (tier=lcsc) · Ray 7d ago
zsc31150gag1-t-hero.glb zsc31150gag1-t: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
zsc31150gag1-t-hero.overlay.json Publish 0.1.0 · Ray 7d ago
zsc31150gag1-t.glb Publish 0.1.0 · Ray 7d ago
zsc31150gag1-t.kicad_mod Publish 0.1.0 · Ray 7d ago
zsc31150gag1-t.kicad_sym Publish 0.1.0 · Ray 7d ago
zsc31150gag1-t.lbr Publish 0.1.0 · Ray 7d ago
zsc31150gag1-t.step Publish 0.1.0 · Ray 7d ago

ZSC31150GAG1-T

RENESAS · Interface - Specialized · SSOP-14-208mil

ZSC31150GAG1-T from RENESAS, in a SSOP-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDDA power_in Positive analog supply voltage, required, with 4.5 V to 5.5 V supply range relative to VSSA.
2 VSSA power_in Negative analog supply voltage (analog ground), required and referenced to all analog voltages.
3 SDA bidirectional I2C data IO with pull-up, rated for trigger current/voltage to VDDA/VSSA of +/-100mA or 8/-4V.
4 SCL input I2C clock input with pull-up, rated for trigger current/voltage to VDDA/VSSA of +/-100mA or 8/-4V.
5 N.C. unconnected No connection.
6 VDD power_in Positive digital supply voltage, which is required or left open, and only a capacitor to VSSA is allowed.
7 VDDE power_in Positive external supply voltage, required, with 4.5 V to 5.5 V operating range and trigger current/voltage of -100mA/33V.
8 VSSE power_in Negative external supply voltage (ground), required, and the reference for the AOUT pin and high voltage protection.
9 AOUT bidirectional Analog output and one-wire interface IO, required, with trigger current/voltage of -100mA/33V.
10 VBN input Negative input of the sensor bridge, required analog input.
11 VBR_B passive Bridge bottom potential, required, which may be shorted to VDDA or VSSA depending on the application circuit.
12 VBP input Positive input of the sensor bridge, required analog input.
13 VBR_T passive Bridge top potential, required, and connected to VDDA when not used.
14 IRTEMP passive Temperature sensor and current source resistor connection, which depends on the application circuit and is connected to VDDA or VSSA.

Key specifications

Parameter Value
Manufacturer RENESAS
Package SSOP-14-208mil
Category Interface ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VDDE -33 33 VDC To VSSE. 5
Potential at the AOUT pin VOUT -33 33 VDC Relative to VSSE. 5
Analog supply voltage VDDA -0.3 6.5 VDC Relative to VSSA. VDDE - VDDA < 0.35V 5
Voltage at all analog and digital IO pins VA_IO, VD_IO -0.3 VDC Relative to VSSA. Upper limit printed as VDDA + 0.3 VDC 5
Storage temperature TSTG -55 150 C 5
TQA ambient temperature range for part numbers ZSC31150xAxx TAMB_TQA -40 125 C TQA 5
Supply voltage VDDE 4.5 5 5.5 VDC 5
Bridge resistance, Bridge Voltage Mode RBR_V 2 25 k Bridge Voltage Mode 5
Bridge resistance, Bridge Current Excitation Mode RBR_C 10 k See specification 1.2.6 for IBR_MAX 5
Maximum bridge current IBR_MAX 2 mA 5
TC current reference resistor TC RIBR 50 ppm/K Behavior influences current generated 5
Supply current IS 5.5 mA Without bridge and load current; TAMB_TQA; fCLK 3MHz 6
Clock frequency fOSC 2 3 4 MHz Guaranteed adjustment range; TAMB_TQA 6
Input span VIN_SP 1 275 mV/V Analog gain: 420 to 2.8 6
Analog offset compensation range -300 300 % VIN_SP Depends on gain adjust; refer to section 2.3.1 6
External temperature diode channel gain aTSED 300 1300 ppm FS / (mV/V) 6
External temperature diode bias current ITSE 6 10 20 µA 6
External temperature diode input range 0 1.5 V 7
External temperature resistor channel gain aTSER 1200 3500 ppm FS / (mV/V) 7
External temperature resistor input voltage range VTSER 0 600 mV/V 7
Internal temperature diode sensitivity STTSI 700 2700 ppm FS / K Raw values without conditioning 7
ADC resolution rADC 13 16 Bit 7
ADC differential nonlinearity DNLADC 0.95 LSB rADC=13-bit; fCLK=3MHz; best fit, 2nd order 7
ADC integral nonlinearity within TQA INLADC 4 LSB within TQA 7
ADC input range Range 10 90 %VDDA 7
Sensor connection loss detection threshold RSCC_min 100 k 7
Sensor input short check RSSC_short 0 50 Short detection guaranteed 7
Sensor input no-short threshold RSSC_pass 1000 A short is not indicated above this threshold 7
Output current sink and source for VDDE=5V ISRC/SINK_OUT 2.5 mA VOUT: 5-95%, RLOAD >= 2kΩ 7
Output current sink and source for VDDE=5V ISRC/SINK_OUT 5 mA VOUT: 10-90%, RLOAD >= 1kΩ 7
Short circuit current IOUT_max -25 25 mA To VSSE or VDDE 7
Addressable output signal range VSR_OUT95 0.05 0.95 VDDE @ RLOAD >= 2k 7
Addressable output signal range VSR_OUT90 0.1 0.9 VDDE @ RLOAD >= 1k 7
Output slew rate SROUT 0.1 V/µs CLOAD < 50nF 7
Load capacitance CLOAD 150 nF C3 (see section 3) 7
DNL (DAC) DNLOUT -1.5 1.5 LSB 7
INL TQA (DAC) INLOUT -5 5 LSB Best fit, rDAC=12-bit 7
Output leak current at 150°C ILEAK_OUT -25 25 µA power or ground loss 8
Startup time tSTA 5 ms To 1st output; fCLK=3MHz; no ROM check; ADC 14-bit and 2nd order 8
Response time (100% jump) tRESP 256 512 µs fCLK=4MHz; 13-bit, 2nd order; refer to Table 2.3 8
Analog output noise peak-to-peak VNOISE,PP 10 mV Shorted inputs; bandwidth <= 10kHz 8
Analog output noise RMS VNOISE,RMS 3 mV Shorted inputs; bandwidth <= 10kHz 8
Ratiometricity error REOUT_5 1000 ppm Maximum error of VDDE=5V to 4.5/5.5V 8
Overall failure TQA FALL TQA 0.5 % FS 13-bit, 2nd order ADC; fCLK <= 3MHz; XZC=0; value in parentheses 0.25 % FS digital readout 8
SDA load capacitance CSDA 400 pF 8
SCL clock frequency fSCL 400 kHz 9
Internal pull-up resistor RI2C 25 100 k 9
Pull-up resistance master ROWI_PUP 0.3 3.3 k 9
OWI load capacitance COWI_LOAD 50 nF Summarized OWI line load 9
Start window 96 175 455 ms Typ: @ fCLK=3MHz 9
Ambient temperature EEPROM programming TAMB_EEP -40 150 C 9
Write cycles nWRI_EEP 100 k Write temperature <=85°C 9
Data retention tRET_EEP 15 years Over lifetime 9
Programming time tWRI_EEP 12 ms Per written word, fCLK=3MHz 9

CAD (KiCad official)

  • Symbol: ZSC31150GAG1-T
  • Footprint: Package_SO:SSOP-14_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-14-208mil (KiCad packages3D, STEP)
  • 3D model files: zsc31150gag1-t-etched.step / zsc31150gag1-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); zsc31150gag1-t.step / zsc31150gag1-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENESAS datasheet (27 pp, sha256 f74e863cd56610b9, retrieved 2026-11-02, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF