component
ZLG7289BS
Public Made by Adomby adom
ZLG Zhiyuan Elec Digital Tube Drivers, SOP-28-300mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownZLG7289BS
ZLG Zhiyuan Elec · Digital Tube Drivers · SOP-28-300mil
ZLG7289BS from ZLG Zhiyuan Elec, in a SOP-28-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive supply voltage; operating range 2.7-5.5 V; both VDD pins (1 and 2) must be connected. |
| 2 | VDD | power_in | Positive supply voltage; operating range 2.7-5.5 V; both VDD pins (1 and 2) must be connected. |
| 3 | NC | unconnected | No internal connection (悬空); leave floating. |
| 4 | VSS | power_in | Ground reference, 0 V; negative supply return for all internal circuitry. |
| 5 | NC | unconnected | No internal connection (悬空); leave floating. |
| 6 | /CS | input | Active-low SPI chip-select input; device accepts commands and returns keyboard data only while this pin is held low. |
| 7 | CLK | input | SPI synchronous clock input; synchronises serial data transfer on the DATA pin; clock rate is set by the host controller. |
| 8 | DATA | bidirectional | Bidirectional SPI serial data pin; acts as input when receiving commands or display data, switches to output on the falling edge of the last CLK cycle during a keyboard-read command. |
| 9 | KEY | output | Active-low open-drain keyboard interrupt output; remains high when no key is pressed, pulls low when a key closure is detected; maximum sink current 7 mA (IKO). |
| 10 | SG | output | Segment G LED drive output; directly drives the g segment of the multiplexed 7-segment LED display. |
| 11 | SF | output | Segment F LED drive output; directly drives the f segment of the multiplexed 7-segment LED display. |
| 12 | SE | output | Segment E LED drive output; directly drives the e segment of the multiplexed 7-segment LED display. |
| 13 | SD | output | Segment D LED drive output; directly drives the d segment of the multiplexed 7-segment LED display. |
| 14 | SC | output | Segment C LED drive output; directly drives the c segment of the multiplexed 7-segment LED display. |
| 15 | SB | output | Segment B LED drive output; directly drives the b segment of the multiplexed 7-segment LED display. |
| 16 | SA | output | Segment A LED drive output; directly drives the a segment of the multiplexed 7-segment LED display. |
| 17 | DP | output | Decimal point LED segment drive output; drives the DP segment of the multiplexed 7-segment LED display. |
| 18 | DIG0 | output | Digit 0 common drive output; selects digit position 0 during multiplexed LED display scan. |
| 19 | DIG1 | output | Digit 1 common drive output; selects digit position 1 during multiplexed LED display scan. |
| 20 | DIG2 | output | Digit 2 common drive output; selects digit position 2 during multiplexed LED display scan. |
| 21 | DIG3 | output | Digit 3 common drive output; selects digit position 3 during multiplexed LED display scan. |
| 22 | DIG4 | output | Digit 4 common drive output; selects digit position 4 during multiplexed LED display scan. |
| 23 | DIG5 | output | Digit 5 common drive output; selects digit position 5 during multiplexed LED display scan. |
| 24 | DIG6 | output | Digit 6 common drive output; selects digit position 6 during multiplexed LED display scan. |
| 25 | DIG7 | output | Digit 7 common drive output; selects digit position 7 during multiplexed LED display scan. |
| 26 | OSC2 | output | Crystal oscillator output terminal; connect to crystal resonator (12 MHz recommended); leave open when driving OSC1 with an external clock. |
| 27 | OSC1 | input | Crystal oscillator input terminal; connect to 12 MHz crystal resonator or external clock source; application example uses 12 MHz crystal. |
| 28 | /RESET | input | Active-low asynchronous reset input; hold low to reset the device; requires approximately 16 ms settling time after the rising edge before normal operation resumes. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ZLG Zhiyuan Elec |
| Package | SOP-28-300mil |
| Category | LED Drivers |
| Pins | 28 |
CAD (KiCad official)
- Symbol:
ZLG7289BS - Footprint:
Package_SO:SOP-28_8.4x18.16mm_P1.27mm - 3D model: SOP-28-300mil (KiCad packages3D, STEP)
- 3D model files:
zlg7289bs-etched.step/zlg7289bs-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);zlg7289bs.step/zlg7289bs.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: ZLG Zhiyuan Elec datasheet (13 pp, sha256
fba28104c7c03c0d, retrieved 2026-09-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-sonnet-4-6(vision), consensusclaude-opus-4-7(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).