main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers zjc2544-14bsdbr: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr-etched.glb Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr-etched.step zjc2544-14bsdbr: factory component page (tier=lcsc) · Ray 12d ago
zjc2544-14bsdbr-hero.glb zjc2544-14bsdbr: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
zjc2544-14bsdbr-hero.overlay.json Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr.glb Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr.kicad_mod Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr.kicad_sym Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr.lbr Publish 0.1.0 · Ray 12d ago
zjc2544-14bsdbr.step Publish 0.1.0 · Ray 12d ago

ZJC2544-14BSDBR

ZJW · Digital To Analog Converters (DACs) · SOIC-14

ZJC2544-14BSDBR from ZJW, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RFB passive Feedback resistor input pin; connect it to the external amplifier output for bipolar mode.
2 VOUT output DAC un-buffered voltage output with a typical output resistance of 6.25 kΩ.
3 AGNDF power_in Analog ground force pin.
4 AGNDS power_in Analog ground sense pin.
5 REFS output Voltage reference sense output.
6 REFF input Voltage reference force input.
7 CS input Serial digital chip select input, active low.
8 SCLK input Serial data clock input.
9 NC unconnected No connection pin.
10 DIN input Serial digital data input.
11 LDAC input When taken low, the DAC register is simultaneously updated with the contents of the input register.
12 DGND power_in Digital ground.
13 INV output Connected to the middle point of the internal scaling resistors; connect to the external op amp inverting input in bipolar mode.
14 VDD power_in Supply voltage input, 2.7 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer ZJW
Package SOIC-14
Category ADC/DAC/Data Conversion
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Integral Nonlinear Error (14 bits) INL -0.5 0.5 LSB 14 bits, full temperature range 9
Differential Nonlinear Error (14 bits) DNL -0.25 0.25 LSB 14 bits, full temperature range 9
Gain Error (14 bits, 25 °C) GE -0.3 0.3 LSB 14 bits, TA=25 °C 9
Gain Error (14 bits, -40 to +85 °C) GE -0.5 0.5 LSB 14 bits, -40 °C≤TA≤+85 °C 9
Gain Error (14 bits, -40 to +125 °C) GE -0.75 0.75 LSB 14 bits, -40 °C≤TA≤+125 °C 9
Zero Code Error (14 bits) ZCE -0.5 0.5 LSB 14 bits, full temperature range 9
Bipolar Zero Code Error (14-bit) -1 1 LSB 14-bit, full temperature range 9
Gain Error Temperature Drift -0.05 0.05 ppm/°C 9
Zero Code Error Temperature Coefficient -0.1 0.1 ppm/°C 9
Bipolar Zero Code Error Drift -0.1 0.1 ppm/°C 10
Bipolar Resistor Matching RFB/RINV 20 80 ppm typically RFB=RINV=28 kΩ 9
DAC Reference Voltage Range min 2 V full temperature range; max printed as VDD 10
Reference Input Resistance Unipolar 8 kΩ Unipolar, full temperature range 10
Reference Input Resistance Bipolar 6 kΩ Bipolar, full temperature range 10
Digital Input Current -1 1 µA full temperature range 10
Power Supply Voltage VDD 2.7 5.5 V full temperature range 11
Digital Interface Power VLOGIC 1.8 5.5 V 11
Rated Performance Temperature Range TMIN to TMAX -40 125 °C 11
SCLK Frequency fSCLK 50 MHz 2.7 V≤VLOGIC≤5.5 V 12
SCLK Frequency (low VLOGIC) fSCLK 14 MHz 1.8 V≤VLOGIC<2.7 V 12
SCLK Period t1 20 ns 2.7 V≤VLOGIC≤5.5 V 12
SCLK High Level Time t2 9 ns 2.7 V≤VLOGIC≤5.5 V 12
SCLK Low Level Time t3 9 ns 2.7 V≤VLOGIC≤5.5 V 12
Data Creation Time t8 10 ns 2.7 V≤VLOGIC≤5.5 V 12
LDAC Low Pulse Width t11 20 ns 2.7 V≤VLOGIC≤5.5 V 12
Supply Current IVDD 120 µA VDD=5 V 11
Settling Time (14 bits) 1 μs to 1/2 LSB of full scale, CL=10 pF 10
DAC Output Impedance 6.25 kΩ General tolerance 20% 10
VDD to AGND VDD -0.3 6 V 8
REF to AGND REF -0.3 V max VDD+0.3 V 8
Digital Input to DGND -0.3 V max VDD+0.3 V 8
Input current to pins except VDD -10 10 mA 8
Storage Temperature Range -65 150 °C 8
Junction Temperature 150 °C 8
Lead Temperature 300 °C Soldering, 10 seconds 8
Maximum Reflow Temperature 260 °C IPC/JEDEC J-STD-020 8
ESD HBM 3.5 kV Human Body Model 8
ESD CDM 2 kV Charged Device Model 8
Thermal Resistance Junction to Ambient θJA 106.7 °C/W SOIC-14 8
Thermal Resistance Junction to Case θJC 54.2 °C/W SOIC-14 8

CAD (KiCad official)

  • Symbol: ZJC2544-14BSDBR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: zjc2544-14bsdbr-etched.step / zjc2544-14bsdbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); zjc2544-14bsdbr.step / zjc2544-14bsdbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ZJW datasheet (30 pp, sha256 57c444aa1bdf9373, retrieved 2026-10-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF