Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ZJA3628ASAER

ZJW · Instrumentation OpAmps · SOIC-8

ZJA3628ASAER from ZJW, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RG passive Gain setting pin; place the gain resistor between pin 1 and pin 8 (ZJA3628: G = 1 + 50 kΩ/RG, gain range 1 to 10,000).
2 -IN input Inverting analog input.
3 +IN input Non-inverting analog input.
4 -VS power_in Negative power supply; supply operating range is ±2.4 V to ±18 V.
5 REF input Reference input that sets zero-output voltage; must be driven by a low impedance source and should not exceed either supply by more than 1.2 V.
6 OUT output Analog output, developed with respect to the REF pin potential.
7 +VS power_in Positive power supply; supply operating range is ±2.4 V to ±18 V.
8 RG passive Gain setting pin; place the gain resistor between pin 1 and pin 8 (ZJA3628: G = 1 + 50 kΩ/RG, gain range 1 to 10,000).

Key specifications

Parameter Value
Manufacturer ZJW
Package SOIC-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Gain Error G=1 GE -0.1 0.1 % VOUT = ±10 V, G = 1 6
Gain Error G=10 GE -0.3 0.3 % VOUT = ±10 V, G = 10 6
Gain Error G=100 GE -0.3 0.3 % VOUT = ±10 V, G = 100 6
Gain Error G=1000 GE -0.7 0.7 % VOUT = ±10 V, G = 1,000 6
Gain Range 1 10000 V/V 6
Gain Nonlinearity RL=10k 10 50 ppm G = 1-100, VOUT = -10 V to +10 V, RL = 10 kΩ 6
Gain Nonlinearity RL=2k 10 95 ppm G = 1-100, VOUT = -10 V to +10 V, RL = 2 kΩ 6
Gain vs Temperature G=1 10 ppm/°C G = 1 6
Gain vs Temperature G>1 -50 50 ppm/°C G > 1, excludes RG effects 6
Input Offset Voltage VOSI -125 125 µV VS = ± 4.5 V to ± 16.5 V 6
Input Offset Voltage Average TC TCVOSI 0.3 1 µV/°C VS = ± 4.5 V to ± 16.5 V 6
Output Offset Voltage VOSO -1000 200 1000 µV VS = ± 4.5 V to ± 16.5 V 6
Output Offset Voltage Average TC TCVOSO 5 15 µV/°C VS = ± 4.5 V to ± 16.5 V 6
PSRR G=1 PSRR 80 100 dB VS = ± 2.3 V to ± 18 V, G = 1 6
PSRR G=10 PSRR 95 120 dB VS = ± 2.3 V to ± 18 V, G = 10 6
PSRR G=100 PSRR 110 140 dB VS = ± 2.3 V to ± 18 V, G = 100 6
PSRR G=1000 PSRR 110 140 dB VS = ± 2.3 V to ± 18 V, G = 1,000 6
Input Bias Current IB 0.1 0.5 nA VS = ± 16.5 V 6
Input Offset Current IOS -0.25 0.25 nA VS = ± 16.5 V 6
CMRR G=1 CMRR 73 90 dB G = 1 7
CMRR G=10 CMRR 93 110 dB G = 10 7
CMRR G=100 CMRR 110 130 dB G = 100 7
CMRR G=1000 CMRR 110 130 dB G = 1,000 7
Slew Rate SR 0.75 2 V/µs 7
Reference Input Current IIN 0.03 0.3 µA VS = ± 16.5 V 7
Operating Supply Range -18 18 V ± 2.4 V to ± 18 V 7
Quiescent Current ISY 3.3 3.8 mA 7
Specified Temperature Range -40 85 °C 7
Short-Circuit Current source ISC 90 mA source 7
Short-Circuit Current sink ISC 50 mA sink 7
Input Voltage Noise eni 8 nV/√Hz f = 1 kHz 7
Small Signal Bandwidth G=10 625 kHz -3 dB, G = 10 7
Supply Voltage -20 20 V ±20 V 5
Input Current -10 10 mA 5
Operating Temperature Range -40 125 °C 5
Storage Temperature Range -65 150 °C 5
Maximum Reflow Temperature 150 °C IPC/JEDEC J-STD-020 Compliant 5
Lead Temperature, Soldering 260 °C 10 sec 5
ESD HBM 3 kV Human Body Model 5
ESD CDM 2 kV Charged Device Model 5
Thermal Resistance Junction-to-Ambient θJA 158 °C/W SOIC-8 5
Thermal Resistance Junction-to-Case θJC 43 °C/W SOIC-8 5

CAD (KiCad official)

  • Symbol: ZJA3628ASAER
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: zja3628asaer-etched.step / zja3628asaer-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); zja3628asaer.step / zja3628asaer.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ZJW datasheet (26 pp, sha256 043deac3742b1d44, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF