component
ZGAD125D14
Public Made by Adomby adom
Zynalog Analog To Digital Converters (ADCs), QFN-64(9x9). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001
{
"schema_version": 1,
"type": "component",
"slug": "zgad125d14",
"title": "ZGAD125D14",
"brief": "Zynalog Analog To Digital Converters (ADCs), QFN-64(9x9). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"adc-dac-data conversion",
"zgad125d14",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "ZGAD125D14",
"manufacturer": "Zynalog",
"package": "QFN-64(9x9)",
"pin_count": 65,
"category": "ADC/DAC/Data Conversion",
"subcategory": "Analog To Digital Converters (ADCs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/fe96529dd99c7566717a7f0ebead3159.pdf",
"parts": {
"symbol": "zgad125d14.kicad_sym",
"footprint": "zgad125d14.kicad_mod",
"model_3d": "zgad125d14-hero.glb",
"model_3d_plain": "zgad125d14-etched.glb",
"model_3d_step": "zgad125d14-etched.step",
"model_3d_step_plain": "zgad125d14.step",
"lbr": "zgad125d14.lbr"
},
"distributor_links": {
"lcsc": "C20416586"
},
"distributor_check": {
"checked_at": "2026-11-02T17:06:00Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "VDD",
"type": "power_in",
"description": "1.8V analog supply, bypassed to ground with a 0.1uF ceramic capacitor (pins 1, 2 and 64 may share one capacitor)."
},
{
"number": "2",
"name": "VDD",
"type": "power_in",
"description": "1.8V analog supply, bypassed to ground with a 0.1uF ceramic capacitor (pins 1, 2 and 64 may share one capacitor)."
},
{
"number": "3",
"name": "GND",
"type": "power_in",
"description": "Power ground; the exposed pad on the underside must be soldered to the PCB ground."
},
{
"number": "4",
"name": "VinA+",
"type": "input",
"description": "Channel A positive differential analog input; the differential input voltage should stay within 1.5V."
},
{
"number": "5",
"name": "VinA-",
"type": "input",
"description": "Channel A negative differential analog input, driven 180 degrees out of phase with VinA+."
},
{
"number": "6",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "7",
"name": "SENSE",
"type": "input",
"description": "External reference input: tie to VDD for the internal reference (+/-0.75V input range), or to an external reference between 1.2V and 1.3V (+/-0.6*VSENSE input range)."
},
{
"number": "8",
"name": "VREF",
"type": "power_in",
"description": "Reference voltage output, nominally 1.25V, bypassed to ground with a 2.2uF ceramic capacitor."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "10",
"name": "VCM",
"type": "output",
"description": "Common-mode bias output, nominally 0.435*VDD, used to set the analog input common mode and bypassed to ground with a 0.1uF ceramic capacitor."
},
{
"number": "11",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "12",
"name": "VinB-",
"type": "input",
"description": "Channel B negative differential analog input, driven 180 degrees out of phase with VinB+."
},
{
"number": "13",
"name": "VinB+",
"type": "input",
"description": "Channel B positive differential analog input; the differential input voltage should stay within 1.5V."
},
{
"number": "14",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "15",
"name": "VDD",
"type": "power_in",
"description": "1.8V analog supply; pins 15, 16 and 17 may share one bypass capacitor."
},
{
"number": "16",
"name": "VDD",
"type": "power_in",
"description": "1.8V analog supply; pins 15, 16 and 17 may share one bypass capacitor."
},
{
"number": "17",
"name": "VDD",
"type": "power_in",
"description": "1.8V analog supply; pins 15, 16 and 17 may share one bypass capacitor."
},
{
"number": "18",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "19",
"name": "CLK+",
"type": "input",
"description": "Differential clock input; conversion starts on the rising edge of CLK+."
},
{
"number": "20",
"name": "CLK-",
"type": "input",
"description": "Differential clock input; conversion starts on the falling edge of CLK+ (complement input)."
},
{
"number": "21",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "22",
"name": "OF-",
"type": "output",
"description": "Overflow/underflow digital output, multiplexed for channels A and B; OF+ is high when an overflow or underflow occurs."
},
{
"number": "23",
"name": "OF+",
"type": "output",
"description": "Overflow/underflow digital output, multiplexed for channels A and B; OF+ is high when an overflow or underflow occurs."
},
{
"number": "24",
"name": "DB0_1-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D0 while CLKOUT+ is low and D1 while CLKOUT+ is high."
},
{
"number": "25",
"name": "DB0_1+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D0 while CLKOUT+ is low and D1 while CLKOUT+ is high."
},
{
"number": "26",
"name": "DB2_3-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D2 while CLKOUT+ is low and D3 while CLKOUT+ is high."
},
{
"number": "27",
"name": "DB2_3+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D2 while CLKOUT+ is low and D3 while CLKOUT+ is high."
},
{
"number": "28",
"name": "DB4_5-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D4 while CLKOUT+ is low and D5 while CLKOUT+ is high."
},
{
"number": "29",
"name": "DB4_5+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D4 while CLKOUT+ is low and D5 while CLKOUT+ is high."
},
{
"number": "30",
"name": "DB6_7-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D6 while CLKOUT+ is low and D7 while CLKOUT+ is high."
},
{
"number": "31",
"name": "DB6_7+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D6 while CLKOUT+ is low and D7 while CLKOUT+ is high."
},
{
"number": "32",
"name": "DVDD",
"type": "power_in",
"description": "1.8V supply for the digital output drivers; each pin is bypassed to ground with a separate 0.1uF ceramic capacitor."
},
{
"number": "33",
"name": "DGND",
"type": "power_in",
"description": "Ground for the digital output drivers."
},
{
"number": "34",
"name": "DB8_9-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D8 while CLKOUT+ is low and D9 while CLKOUT+ is high."
},
{
"number": "35",
"name": "DB8_9+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D8 while CLKOUT+ is low and D9 while CLKOUT+ is high."
},
{
"number": "36",
"name": "DB10_11-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D10 while CLKOUT+ is low and D11 while CLKOUT+ is high."
},
{
"number": "37",
"name": "DB10_11+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D10 while CLKOUT+ is low and D11 while CLKOUT+ is high."
},
{
"number": "38",
"name": "DB12_13-",
"type": "output",
"description": "Channel B DDR LVDS output carrying D12 while CLKOUT+ is low and D13 while CLKOUT+ is high."
},
{
"number": "39",
"name": "DB12_13+",
"type": "output",
"description": "Channel B DDR LVDS output carrying D12 while CLKOUT+ is low and D13 while CLKOUT+ is high."
},
{
"number": "40",
"name": "CLKOUT-",
"type": "output",
"description": "LVDS data output clock; the data normally transitions on the edges of CLKOUT+, and CLKOUT+ can be phase-shifted by programming the mode register."
},
{
"number": "41",
"name": "CLKOUT+",
"type": "output",
"description": "LVDS data output clock; the data normally transitions on the edges of CLKOUT+, and CLKOUT+ can be phase-shifted by programming the mode register."
},
{
"number": "42",
"name": "DA0_1-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D0 while CLKOUT+ is low and D1 while CLKOUT+ is high."
},
{
"number": "43",
"name": "DA0_1+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D0 while CLKOUT+ is low and D1 while CLKOUT+ is high."
},
{
"number": "44",
"name": "DA2_3-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D2 while CLKOUT+ is low and D3 while CLKOUT+ is high."
},
{
"number": "45",
"name": "DA2_3+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D2 while CLKOUT+ is low and D3 while CLKOUT+ is high."
},
{
"number": "46",
"name": "DA4_5-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D4 while CLKOUT+ is low and D5 while CLKOUT+ is high."
},
{
"number": "47",
"name": "DA4_5+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D4 while CLKOUT+ is low and D5 while CLKOUT+ is high."
},
{
"number": "48",
"name": "DGND",
"type": "power_in",
"description": "Ground for the digital output drivers."
},
{
"number": "49",
"name": "DVDD",
"type": "power_in",
"description": "1.8V supply for the digital output drivers; each pin is bypassed to ground with a separate 0.1uF ceramic capacitor."
},
{
"number": "50",
"name": "DA6_7-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D6 while CLKOUT+ is low and D7 while CLKOUT+ is high."
},
{
"number": "51",
"name": "DA6_7+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D6 while CLKOUT+ is low and D7 while CLKOUT+ is high."
},
{
"number": "52",
"name": "DA8_9-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D8 while CLKOUT+ is low and D9 while CLKOUT+ is high."
},
{
"number": "53",
"name": "DA8_9+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D8 while CLKOUT+ is low and D9 while CLKOUT+ is high."
},
{
"number": "54",
"name": "DA10_11-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D10 while CLKOUT+ is low and D11 while CLKOUT+ is high."
},
{
"number": "55",
"name": "DA10_11+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D10 while CLKOUT+ is low and D11 while CLKOUT+ is high."
},
{
"number": "56",
"name": "DA12_13-",
"type": "output",
"description": "Channel A DDR LVDS output carrying D12 while CLKOUT+ is low and D13 while CLKOUT+ is high."
},
{
"number": "57",
"name": "DA12_13+",
"type": "output",
"description": "Channel A DDR LVDS output carrying D12 while CLKOUT+ is low and D13 while CLKOUT+ is high."
},
{
"number": "58",
"name": "GND",
"type": "power_in",
"description": "Power ground."
},
{
"number": "59",
"name": "SPI_MISO",
"type": "output",
"description": "SPI data readback output in serial mode; it is open-drain and needs a 2K pull-up to the 1.8V to 3.3V SPI supply when read back, and has no function in parallel mode."
},
{
"number": "60",
"name": "SPI_MOSI",
"type": "input",
"description": "SPI data input in serial mode (MODE=0); in parallel mode it selects LVDS drive current, 0 (GND) for 3.5mA and 1 for 1.75mA with 1.8V to 3.3V logic."
},
{
"number": "61",
"name": "SPI_SCLK",
"type": "input",
"description": "SPI clock in serial mode (MODE=0); in parallel mode a logic 1 (1.8V to 3.3V) puts the device into sleep (AC power down) mode."
},
{
"number": "62",
"name": "SPI_CS",
"type": "input",
"description": "SPI chip select in serial mode (MODE=0); in parallel mode a logic 1 (1.8V to 3.3V) enables the clock duty cycle stabilizer."
},
{
"number": "63",
"name": "MODE",
"type": "input",
"description": "Serial/parallel mode select: connect directly to GND for SPI mode or to VDD for parallel GPIO mode, and do not drive it with a logic signal."
},
{
"number": "64",
"name": "VDD",
"type": "power_in",
"description": "1.8V analog supply; pins 1, 2 and 64 may share one bypass capacitor."
},
{
"number": "65",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [],
"pages_sent": 19,
"cost_usd": 0.0576,
"at": "2026-11-02T17:05:45"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/fe96529dd99c7566717a7f0ebead3159.pdf",
"pages": 19,
"sha256": "636e51e2f0d18770",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 65,
"described": 65,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "zgad125d14.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9,
9,
0.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "dce07a86ec3fe3ca87eebdff13827f55e036ced5518fee01f85cec4a3f56366d",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "zgad125d14-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9,
9,
0.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "7a66c2cc36ce7c67730cb4d8ed578dfaaec596b67b0cc784c797389145990d98",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Zynalog",
"Package": "QFN-64(9x9)",
"Category": "ADC/DAC/Data Conversion",
"Pins": "65"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "636e51e2f0d187706267cd9ce06e19f99af0730199860b0bd4c464c389742a4a",
"rows": [
{
"name": "模拟电源输入电压",
"symbol": "VDD",
"kind": "electrical",
"unit": "V",
"min": 1.7,
"typ": 1.8,
"max": 1.9,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "数字电源输入电压",
"symbol": "DVDD",
"kind": "electrical",
"unit": "V",
"min": 1.7,
"typ": 1.8,
"max": 1.9,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "最大输入电压范围",
"symbol": "VDD,DVDD",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 2,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "最大输入模拟电压范围",
"symbol": "Analog Vin",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "最大值 VDD+0.2",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SPI/GPIO 最大数字电压范围",
"symbol": "SPI",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 3.9,
"conditions": "下限 VDD",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LVDS 输出最大数字电压范围",
"symbol": "Data Output",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "最大值 DVDD+0.2",
"source_page": 6,
"source": "datasheet"
},
{
"name": "工作温度",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -40,
"typ": null,
"max": 85,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "储存温度",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "积分非线性",
"symbol": "INL",
"kind": "electrical",
"unit": "LSB",
"min": -2,
"typ": 1,
"max": 2,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "微分非线性",
"symbol": "DNL",
"kind": "electrical",
"unit": "LSB",
"min": -0.6,
"typ": 0.35,
"max": 0.6,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "偏置误差",
"symbol": "Offset Error",
"kind": "electrical",
"unit": "mV",
"min": -13,
"typ": 5,
"max": 13,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "增益误差",
"symbol": "Gain Error",
"kind": "electrical",
"unit": "%FS",
"min": -4,
"typ": 1,
"max": 2.2,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "数字输出差分电压 (3.5mA 模式下)",
"symbol": "V_OD",
"kind": "electrical",
"unit": "mV",
"min": 247,
"typ": 350,
"max": 454,
"conditions": "3.5mA 模式",
"source_page": 4,
"source": "datasheet"
},
{
"name": "数字输出差分电压 (1.75mA 模式下)",
"symbol": "V_OD",
"kind": "electrical",
"unit": "mV",
"min": 125,
"typ": 175,
"max": 250,
"conditions": "1.75mA 模式",
"source_page": 4,
"source": "datasheet"
},
{
"name": "数字输出共模电压",
"symbol": "V_OS",
"kind": "electrical",
"unit": "V",
"min": 1.125,
"typ": 1.25,
"max": 1.375,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "时钟输入高保持时间",
"symbol": "tH",
"kind": "timing",
"unit": "ns",
"min": 3.8,
"typ": null,
"max": 4,
"conditions": "VDD=1.8V, DVDD=1.8V, fS=125MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "时钟输入低保持时间",
"symbol": "tL",
"kind": "timing",
"unit": "ns",
"min": 3.8,
"typ": null,
"max": 4,
"conditions": "VDD=1.8V, DVDD=1.8V, fS=125MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "时钟输入和时钟输出的延迟",
"symbol": "tC",
"kind": "timing",
"unit": "ns",
"min": 1.3,
"typ": 1.6,
"max": 2,
"conditions": "VDD=1.8V, DVDD=1.8V, fS=125MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "时钟输入和数据输出的延迟",
"symbol": "tD",
"kind": "timing",
"unit": "ns",
"min": 1.7,
"typ": 2,
"max": 2.3,
"conditions": "VDD=1.8V, DVDD=1.8V, fS=125MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "时钟输出和数据输出的差值 (tC − tD)",
"symbol": "tSKEW",
"kind": "timing",
"unit": "ns",
"min": 0.1,
"typ": 0.2,
"max": 0.55,
"conditions": "VDD=1.8V, DVDD=1.8V, fS=125MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "模拟电源输入电流",
"symbol": "I_VDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 184,
"max": 186,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "数字电源输入电流",
"symbol": "I_DVDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 48,
"max": null,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "1.75mA LVDS 输出时功耗 (双通道同时开启)",
"symbol": "P_1.75",
"kind": "electrical",
"unit": "mW",
"min": null,
"typ": 370,
"max": null,
"conditions": "双通道同时开启",
"source_page": 4,
"source": "datasheet"
},
{
"name": "3.5mA LVDS 输出时功耗 (双通道同时开启)",
"symbol": "P_3.5",
"kind": "electrical",
"unit": "mW",
"min": null,
"typ": 418,
"max": null,
"conditions": "双通道同时开启",
"source_page": 4,
"source": "datasheet"
},
{
"name": "低功耗模式",
"symbol": "P_lowpower",
"kind": "electrical",
"unit": "mW",
"min": null,
"typ": 135,
"max": null,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "睡眠模式",
"symbol": "P_sleep",
"kind": "electrical",
"unit": "mW",
"min": null,
"typ": 0.65,
"max": null,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "信噪比",
"symbol": "SNR",
"kind": "electrical",
"unit": "dB",
"min": null,
"typ": 70,
"max": null,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "无杂散动态范围",
"symbol": "SFDR",
"kind": "electrical",
"unit": "dB",
"min": null,
"typ": 90,
"max": null,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "时钟输入和数据采集的延迟",
"symbol": "tAP",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 0.5,
"max": null,
"conditions": "数据位延迟 6 个周期",
"source_page": 10,
"source": "datasheet"
},
{
"name": "CS 拉低到时钟 CLK 的建立时间",
"symbol": "tS",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 5,
"max": null,
"conditions": "SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
},
{
"name": "数据建立时间",
"symbol": "tDS",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 5,
"max": null,
"conditions": "SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
},
{
"name": "数据保持时间",
"symbol": "tDH",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 5,
"max": null,
"conditions": "SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
},
{
"name": "时钟 CLK 到数据输出的延迟",
"symbol": "tDO",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 125,
"max": null,
"conditions": "SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
},
{
"name": "时钟周期 (写入)",
"symbol": "tSCK",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 40,
"max": null,
"conditions": "写入; SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
},
{
"name": "时钟周期 (读回)",
"symbol": "tSCK",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 250,
"max": null,
"conditions": "读回; SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
},
{
"name": "时钟 CLK 到 CS 拉高的保持时间",
"symbol": "tH",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": 5,
"max": null,
"conditions": "SPI_MISO 上拉电阻 2KΩ",
"source_page": 15,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"zgad125d14"
],
"discovery_pitch": "ZGAD125D14 (Zynalog) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"zgad125d14.kicad_sym",
"zgad125d14.kicad_mod",
"zgad125d14.glb",
"zgad125d14.step",
"zgad125d14.lbr",
"docs/hero.png",
"docs/zgad125d14-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"zgad125d14-hero.glb",
"zgad125d14-hero.overlay.json",
"zgad125d14-etched.glb"
],
"visibility": {
"public": true
}
}