Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ZABG4003JA16TC

Diodes Incorporated · Power Management - Specialized · QFN-16-EP(3x3)

ZABG4003JA16TC from Diodes Incorporated, in a QFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D2 output Regulated ~2.0V drain output for GaAs FET 2 with current limiting set by RCAL2 resistor.
2 G2 output Gate driver output for GaAs FET 2 with adjustable bias voltage range -2.5V to +1.0V.
3 NC unconnected No connection.
4 Gnd power_in Ground connection.
5 NC unconnected No connection.
6 NC unconnected No connection.
7 CSUB power_out Negative rail (-2V) output for switched-capacitor DC-DC converter; requires external 47nF capacitor.
8 RCAL2 output Voltage reference output for drain current programming of D2 and D4; connect resistor to ground to set drain current 4-15 mA.
9 RCAL1 output Voltage reference output for drain current programming of D1 and D3; connect resistor to ground to set drain current 4-15 mA.
10 G4 output Gate driver output for GaAs FET 4 with adjustable bias voltage range -2.5V to +1.0V.
11 D4 output Regulated ~2.0V drain output for GaAs FET 4 with current limiting set by RCAL1 resistor.
12 G3 output Gate driver output for GaAs FET 3 with adjustable bias voltage range -2.5V to +1.0V.
13 D3 output Regulated ~2.0V drain output for GaAs FET 3 with current limiting set by RCAL1 resistor.
14 VDD power_in Supply voltage input; operating range 2.1V to 5.5V, absolute maximum -0.6V to +6.0V.
15 D1 output Regulated ~2.0V drain output for GaAs FET 1 with current limiting set by RCAL1 resistor.
16 G1 output Gate driver output for GaAs FET 1 with adjustable bias voltage range -2.5V to +1.0V.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package QFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: ZABG4003JA16TC
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: zabg4003ja16tc-etched.step / zabg4003ja16tc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); zabg4003ja16tc.step / zabg4003ja16tc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (9 pp, sha256 29c3b36c5719accf, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF