component

YT8511H

Public Made by Adom

by adom

Motorcomm Ethernet Transceivers, QFN-40-EP(5x5). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfaceyt8511hfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

YT8511H

Motorcomm · Ethernet Transceivers · QFN-40-EP(5x5)

YT8511H from Motorcomm, in a QFN-40-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET_N input System reset, active low, requires external pull-up resistor.
2 LX passive Power inductor pin, add external 4.7 µH power inductor between this pin and pin 38.
3 VDD33 power_in 3.3V power supply for switching regulator.
4 XTLO output Crystal oscillator output, add capacitor to GND.
5 XTLI input Crystal oscillator input, requires capacitor to GND, supports 25 MHz external clock input.
6 AVDDL power_in 1.2V analog power input, connect to pin 38 through bead.
7 RBIAS output External 2.4 kΩ 1% resistor to GND to set bias current.
8 VDDH_REG power_out 3.3V or 2.5V regulator output with 1 µF capacitor to GND.
9 TRXP0 passive Media-dependent interface 0 positive, 100Ω transmission line.
10 TRXN0 passive Media-dependent interface 0 negative, 100Ω transmission line.
11 AVDDL power_in 1.2V analog power input, connect to pin 38 through bead.
12 TRXP1 passive Media-dependent interface 1 positive, 100Ω transmission line.
13 TRXN1 passive Media-dependent interface 1 negative, 100Ω transmission line.
14 AVDD33 power_in Analog 3.3V power input for PHY, from VDD33 through bead.
15 TRXP2 passive Media-dependent interface 2 positive, 100Ω transmission line.
16 TRXN2 passive Media-dependent interface 2 negative, 100Ω transmission line.
17 AVDDL power_in 1.2V analog power input, connect to pin 38 through bead.
18 TRXP3 passive Media-dependent interface 3 positive, 100Ω transmission line.
19 TRXN3 passive Media-dependent interface 3 negative, 100Ω transmission line.
20 INT tri_state Interrupt signal to system, open-drain gate output, requires external pull-up resistor.
21 LED_ACT bidirectional Parallel LED output for 10/100/1000 BASE-T activity, active low if pulled up, active high if pulled down.
22 LED_1000 bidirectional Parallel LED output for 1000 BASE-T link status.
23 CLK_25M output 25 MHz clock output (default), configurable to 125, 62.5, or 25 MHz.
24 LED_10_100 bidirectional Parallel LED output for 10/100 BASE-T link status.
25 RXD[3] bidirectional RGMII received data 3, sampled on power-on for low power mode strapping.
26 RXD[2] bidirectional RGMII received data 2, sampled on power-on for PLL enable strapping.
27 VDDIO power_in VDDIO input, connect directly to pin 8 (VDDH_REG).
28 RXD[1] bidirectional RGMII received data 1, sampled on power-on for PHY address bit 1 strapping.
29 RXD[0] bidirectional RGMII received data 0, sampled on power-on for PHY address bit 0 strapping.
30 RX_DV bidirectional RGMII receive data valid, sampled on power-on for RGMII IO power selection strapping.
31 RX_CLK bidirectional 125 MHz digital RGMII receive clock, add 22 ohm damping resistor near PHY for EMI design.
32 TX_EN input RGMII transmit enable from MAC.
33 GTX_CLK input RGMII transmit clock, 125/25/2.5 MHz digital, add 22 ohm damping resistor near MAC for EMI design.
34 TXD[0] input RGMII transmit data 0 from MAC.
35 TXD[1] input RGMII transmit data 1 from MAC.
36 TXD[2] input RGMII transmit data 2 from MAC.
37 TXD[3] input RGMII transmit data 3 from MAC.
38 DVDDL power_in 1.2V digital core power input, connect to power inductor and 10 µF + 0.1 µF ceramic capacitors to GND.
39 MDIO bidirectional Management data interface with internal pull-up resistor to 3.3V/2.5V.
40 MDC input Management data clock reference with internal pull-up resistor.
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Motorcomm
Package QFN-40-EP(5x5)
Category Interface
Pins 41

CAD (KiCad official)

  • Symbol: YT8511H
  • Footprint: Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm
  • 3D model: QFN-40-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: yt8511h-etched.step / yt8511h-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); yt8511h.step / yt8511h.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Motorcomm datasheet (92 pp, sha256 8fc5947825b02d7c, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF