main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers yjs4435b: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
yjs4435b-etched.glb yjs4435b: factory component page (tier=lcsc) · Ray 28d ago
yjs4435b-etched.step yjs4435b: factory component page (tier=lcsc) · Ray 28d ago
yjs4435b-hero.glb yjs4435b: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
yjs4435b-hero.overlay.json Publish 0.1.0 · Ray 28d ago
yjs4435b.glb Publish 0.1.0 · Ray 28d ago
yjs4435b.kicad_mod Publish 0.1.0 · Ray 28d ago
yjs4435b.kicad_sym Publish 0.1.0 · Ray 28d ago
yjs4435b.lbr Publish 0.1.0 · Ray 28d ago
yjs4435b.step Publish 0.1.0 · Ray 28d ago

YJS4435B

Yangzhou Yangjie Elec Tech · MOSFETs · SOP-8

YJS4435B from Yangzhou Yangjie Elec Tech, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, shorted to pins 2 and 3; VDS rated -30 V and continuous ID -10 A at TA=25℃.
2 S passive Source of the P-channel MOSFET, shorted to pins 1 and 3; VDS rated -30 V and continuous ID -10 A at TA=25℃.
3 S passive Source of the P-channel MOSFET, shorted to pins 1 and 2; VDS rated -30 V and continuous ID -10 A at TA=25℃.
4 G input Gate of the P-channel MOSFET with VGS rated ±20 V and threshold VGS(th) of -1 V min to -2.5 V max at ID=-250μA.
5 D passive Drain of the P-channel MOSFET, shorted to pins 6, 7 and 8; VDS -30 V, RDS(on) below 19 mΩ at VGS=-10V.
6 D passive Drain of the P-channel MOSFET, shorted to pins 5, 7 and 8; VDS -30 V, RDS(on) below 19 mΩ at VGS=-10V.
7 D passive Drain of the P-channel MOSFET, shorted to pins 5, 6 and 8; VDS -30 V, RDS(on) below 19 mΩ at VGS=-10V.
8 D passive Drain of the P-channel MOSFET, shorted to pins 5, 6 and 7; VDS -30 V, RDS(on) below 19 mΩ at VGS=-10V.

Key specifications

Parameter Value
Manufacturer Yangzhou Yangjie Elec Tech
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: YJS4435B
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: yjs4435b-etched.step / yjs4435b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); yjs4435b.step / yjs4435b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Yangzhou Yangjie Elec Tech datasheet (7 pp, sha256 8b8c5331f2f92ab6, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF