main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers yfw4407as: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
yfw4407as-etched.glb Publish 0.1.0 · Ray 16d ago
yfw4407as-etched.step yfw4407as: factory component page (tier=lcsc) · Ray 16d ago
yfw4407as-hero.glb yfw4407as: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
yfw4407as-hero.overlay.json Publish 0.1.0 · Ray 16d ago
yfw4407as.glb Publish 0.1.0 · Ray 16d ago
yfw4407as.kicad_mod Publish 0.1.0 · Ray 16d ago
yfw4407as.kicad_sym Publish 0.1.0 · Ray 16d ago
yfw4407as.lbr Publish 0.1.0 · Ray 16d ago
yfw4407as.step Publish 0.1.0 · Ray 16d ago

YFW4407AS

YFW · MOSFETs · SOP-8

YFW4407AS from YFW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET (one of three tied source pins); VDS rated -30 V and continuous drain current -12 A at TA=25°C.
2 S passive Source of the P-channel MOSFET (one of three tied source pins); VDS rated -30 V and continuous drain current -12 A at TA=25°C.
3 S passive Source of the P-channel MOSFET (one of three tied source pins); VDS rated -30 V and continuous drain current -12 A at TA=25°C.
4 G input Gate of the P-channel MOSFET; VGS maximum ±20 V, threshold VGS(th) -1.0 V min to -2.5 V max at ID=-250 µA.
5 D passive Drain of the P-channel MOSFET (one of four tied drain pins); VDS rated -30 V, pulsed drain current -50 A.
6 D passive Drain of the P-channel MOSFET (one of four tied drain pins); VDS rated -30 V, pulsed drain current -50 A.
7 D passive Drain of the P-channel MOSFET (one of four tied drain pins); VDS rated -30 V, pulsed drain current -50 A.
8 D passive Drain of the P-channel MOSFET (one of four tied drain pins); VDS rated -30 V, pulsed drain current -50 A.

Key specifications

Parameter Value
Manufacturer YFW
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: YFW4407AS
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: yfw4407as-etched.step / yfw4407as-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); yfw4407as.step / yfw4407as.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: YFW datasheet (5 pp, sha256 eed0ed70a9457b2a, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF