main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers yfw15n06s: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago
yfw15n06s-etched.glb Publish 0.1.0 · Ray 9d ago
yfw15n06s-etched.step yfw15n06s: factory component page (tier=lcsc) · Ray 9d ago
yfw15n06s-hero.glb yfw15n06s: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
yfw15n06s-hero.overlay.json Publish 0.1.0 · Ray 9d ago
yfw15n06s.glb Publish 0.1.0 · Ray 9d ago
yfw15n06s.kicad_mod Publish 0.1.0 · Ray 9d ago
yfw15n06s.kicad_sym Publish 0.1.0 · Ray 9d ago
yfw15n06s.lbr Publish 0.1.0 · Ray 9d ago
yfw15n06s.step Publish 0.1.0 · Ray 9d ago

YFW15N06S

YFW · MOSFETs · SOP-8

YFW15N06S from YFW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET (one of three tied source pins); continuous drain current is 15A at TA=25C.
2 S passive Source terminal of the N-channel MOSFET (one of three tied source pins); continuous source (body diode) current is 6.3A.
3 S passive Source terminal of the N-channel MOSFET (one of three tied source pins); gate-source voltage is rated at ±20V.
4 G input Gate terminal; VGS is rated at ±20V and the threshold voltage VGS(th) is 1.2V min to 2.5V max.
5 D passive Drain terminal (one of four tied drain pins); drain-source voltage is rated at 60V.
6 D passive Drain terminal (one of four tied drain pins); pulsed drain current is 32A.
7 D passive Drain terminal (one of four tied drain pins); RDS(on) is 15 mohm typ and 18 mohm max at VGS=10V.
8 D passive Drain terminal (one of four tied drain pins); BVDSS is 60V min at ID=250uA.

Key specifications

Parameter Value
Manufacturer YFW
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: YFW15N06S
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: yfw15n06s-etched.step / yfw15n06s-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); yfw15n06s.step / yfw15n06s.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: YFW datasheet (5 pp, sha256 6cf7f4bcee8f039a, retrieved 2026-10-30, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF