component

XTR305IRGWR

Public Made by Adom

by adom

Texas Instruments Special Purpose Amplifiers, VQFN-20-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifiersxtr305irgwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

XTR305IRGWR

Texas Instruments · Special Purpose Amplifiers · VQFN-20-EP(5x5)

XTR305IRGWR from Texas Instruments, in a VQFN-20-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 M2 input Mode input used with M1 to select the driver operating mode.
2 M1 input Mode input used with M2 to select the driver operating mode.
3 VIN power_in Noninverting signal input.
4 SET input Input for gain setting; inverting input.
5 IMON output Current monitor output.
6 IAOUT output Instrumentation amplifier signal output.
7 IAIN- input Instrumentation amplifier inverting input; diode-clamped to the supply rails, with signals swinging more than 0.5 V beyond the rails needing current limiting.
8 IAIN+ input Instrumentation amplifier noninverting input; diode-clamped to the supply rails, with signals swinging more than 0.5 V beyond the rails needing current limiting.
9 RG1 input Instrumentation amplifier gain resistor pin.
10 RG2 input Instrumentation amplifier gain resistor pin.
11 V- power_in Negative power supply.
12 NC unconnected No internal connection.
13 DRV output Operational amplifier output; allows a peak current of 50 mA.
14 NC unconnected No internal connection.
15 V+ power_in Positive power supply; absolute maximum supply voltage is +44 V.
16 DGND power_in Ground for digital I/O; current is limited to ±25 mA.
17 EFCM output Error flag for common mode over range, active low.
18 EFLD output Error flag for load error, active low.
19 EFOT output Error flag for over temperature, active low.
20 OD input Output disable input, disabled when low.
21 EP power_in Exposed thermal pad on underside that must be connected to V-.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-20-EP(5x5)
Category Amplifiers
Pins 21

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VS 44 V V+ to V- 4
Signal input terminal voltage -0.5 0.5 V (V−) − 0.5 to (V+) + 0.5; relative to supply rails 4
Signal input terminal current -25 25 mA 4
DGND current DGND -25 25 mA 4
Operating temperature -55 125 °C 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -55 125 °C 4
ESD HBM V(ESD) -2000 2000 V per ANSI/ESDA/JEDEC JS-001 4
ESD CDM V(ESD) -1000 1000 V per JESD22-C101 4
Specified temperature range -40 85 °C 4
Operating temperature range -55 125 °C EFOT not connected with OD 4
Specified voltage range VS -5 20 V ±5 to ±20 9
Operating voltage range VS -5 22 V ±5 to ±22 9
Junction-to-ambient thermal resistance RθJA 32.9 °C/W RGW (VQFN) 20 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 25.1 °C/W 4
Junction-to-board thermal resistance RθJB 12.6 °C/W 4
Junction-to-case (bottom) thermal resistance RθJC(bot) 3.1 °C/W 4
Offset voltage, RTI (voltage mode) VOS 0.4 2.5 mV Voltage output mode, ± 5
Offset voltage vs temperature (voltage mode) dVOS/dT 1.6 10 μV/°C TA = -40°C to 85°C 5
Offset voltage vs power supply (voltage mode) PSRR 0.2 10 μV/V VS = ±5 V to ±22 V 5
Gain nonlinearity (voltage mode) 0.01 0.2 %FS 5
Gain error (voltage mode) 0.04 0.2 %FS 5
Short-circuit current (voltage mode) ISC 15 20 24 mA TA = -40°C to 85°C 5
Input offset voltage (current mode) VOS 0.4 2.5 mV Output current < 1 μA 6
Input offset voltage vs temperature (current mode) dVOS/dT 1.5 10 μV/°C 6
Gain error (current mode) 0.04 0.2 %FS IDRV = ±24 mA 6
Gain error vs temperature (current mode) 3.6 10 ppm/°C IDRV = ±24 mA 6
Linearity error (current mode) 0.01 0.2 %FS IDRV = ±24 mA 6
Linearity error vs temperature (current mode) 1.5 10 ppm/°C IDRV = ±24 mA 6
Short-circuit current (current mode) ISC 24.5 32 38.5 mA 6
OPA offset voltage, RTI VOS 0.4 2.5 mV IDRV = 0 A 7
OPA offset voltage vs power supply PSRR 0.2 10 μV/V VS = ±5 V to ±22 V 7
OPA common-mode rejection ratio CMRR 95 126 dB (V−) + 3 V < VCM < (V+) − 3 V 7
OPA input bias current IB 20 35 nA ± 7
OPA input offset current IOS 0.3 10 nA ± 7
Open-loop voltage gain AOL 95 126 dB (V−) + 3 V < VDRV < (V+) − 3 V, IDRV = ±24 mA 7
OPA short-circuit current, M2 high ILIMIT 25.5 32 38.5 mA M2 = high 7
OPA short-circuit current, M2 low ILIMIT 16 20 24 mA M2 = low 7
IA offset voltage, RTI VOS 0.7 2.7 mV IDRV = 0 A 8
IA offset voltage vs temperature dVOS/dT 2.4 10 μV/°C TA = -40°C to 85°C 8
IA offset voltage vs power supply PSRR 0.8 10 μV/V VS = ±5 V to ±22 V 8
IA common-mode rejection ratio CMRR 100 130 dB RTI 8
IA input bias current IB 20 35 nA ± 8
IA input offset current IOS 1 10 nA ± 8
IA transconductance error 0.04 0.1 %FS IAOUT = ±2.4 mA, (V−) + 3 V < VIAOUT < (V+) − 3 V 8
IA linearity error 0.01 0.1 %FS (V−) + 3 V < VIAOUT < (V+) − 3 V 8
Current monitor offset current IOS 30 100 nA IDRV = 0 A 9
Current monitor offset current vs power supply PSRR 0.1 10 nA/V VS = ±5 V to ±22 V 9
Monitor current gain error 0.04 0.12 %FS IDRV = ±24 mA 9
Monitor linearity error 0.01 0.1 %FS IDRV = ±24 mA 9
Quiescent current IQ 1.8 2.3 mA IDRV = IAOUT = 0 A 9
Quiescent current over temperature IQ 2.8 mA TA = -40°C to 85°C 9
Low-level input voltage VIL 0.8 V M1, M2, OD 9
High-level input voltage VIH 1.4 V M1, M2, OD 9
Digital input current -1 1 μA M1, M2, OD 9
Low-level output voltage VOL 0.8 V IOL = 5 mA 9
Low-level output voltage VOL 0.4 V IOL = 2.8 mA 9
EFOT alarm temperature 140 °C Alarm (EFOT pin LOW) 9
EFOT return to normal temperature 125 °C EFOT pin HIGH 9

CAD (KiCad official)

  • Symbol: XTR305IRGWR
  • Footprint: Package_DFN_QFN:QFN-20-1EP_5x5mm_P0.65mm_EP3.35x3.35mm
  • 3D model: VQFN-20-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: xtr305irgwr-etched.step / xtr305irgwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xtr305irgwr.step / xtr305irgwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 a6b75071d87c18c0, retrieved 2026-10-23, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF