component

XR4406B

Public Made by Adom

by adom

XNRUSEMI MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsxr4406bfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers xr4406b: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
xr4406b-etched.glb Publish 0.1.0 · Ray 17d ago
xr4406b-etched.step xr4406b: factory component page (tier=lcsc) · Ray 17d ago
xr4406b-hero.glb xr4406b: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
xr4406b-hero.overlay.json Publish 0.1.0 · Ray 17d ago
xr4406b.glb Publish 0.1.0 · Ray 17d ago
xr4406b.kicad_mod Publish 0.1.0 · Ray 17d ago
xr4406b.kicad_sym Publish 0.1.0 · Ray 17d ago
xr4406b.lbr Publish 0.1.0 · Ray 17d ago
xr4406b.step Publish 0.1.0 · Ray 17d ago

XR4406B

XNRUSEMI · MOSFETs · SOP-8

XR4406B from XNRUSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the N-channel MOSFET, tied with pins 2 and 3.
2 S passive Source of the N-channel MOSFET, tied with pins 1 and 3.
3 S passive Source of the N-channel MOSFET, tied with pins 1 and 2.
4 G input Gate of the N-channel MOSFET; VGS is rated at ±20 V maximum.
5 D passive Drain of the N-channel MOSFET, tied with pins 6, 7 and 8; VDS is rated at 30 V maximum.
6 D passive Drain of the N-channel MOSFET, tied with pins 5, 7 and 8; VDS is rated at 30 V maximum.
7 D passive Drain of the N-channel MOSFET, tied with pins 5, 6 and 8; VDS is rated at 30 V maximum.
8 D passive Drain of the N-channel MOSFET, tied with pins 5, 6 and 7; VDS is rated at 30 V maximum.

Key specifications

Parameter Value
Manufacturer XNRUSEMI
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage V(BR)DSS 30 V VGS=0V, ID=250μA 2
Zero Gate Voltage Drain Current IDSS 1 μA VDS =30V, VGS = 0V 2
Gate to Body Leakage Current IGSS -100 100 nA VDS =0V, VGS = ±20V 2
Gate Threshold Voltage VGS(th) 1 1.5 2.5 V VDS=VGS, ID=250μA 2
Static Drain-Source on-Resistance RDS(on) 14 25 mΩ VGS=10V, ID=5.5A 2
Static Drain-Source on-Resistance RDS(on) 28 40 mΩ VGS=4.5V, ID=4.5A 2
Maximum Continuous Drain to Source Diode Forward Current IS 8 A 2
Maximum Pulsed Drain to Source Diode Forward Current ISM 23.2 A 2
Drain to Source Diode Forward Voltage VSD 1.2 V VGS = 0V, IS=5.8A 2
Drain-Source Voltage VDS 30 V 1
Gate-Source Voltage VGS -20 20 V 1
Continuous Drain Current ID@TA=25℃ 8 A VGS @ 10V 1
Continuous Drain Current ID@TA=70℃ 5.8 A VGS @ 10V 1
Pulsed Drain Current IDM 28 A 1
Single Pulse Avalanche Energy EAS 20 mJ 1
Avalanche Current IAS 20 A 1
Total Power Dissipation PD@TA=25℃ 2.5 W 1
Storage Temperature Range TSTG -55 150 ℃ 1
Operating Junction Temperature Range TJ -55 150 ℃ 1
Thermal Resistance Junction-ambient RθJA 85 ℃/W 1
Thermal Resistance Junction-Case RθJC 25 ℃/W 1

CAD (KiCad official)

  • Symbol: XR4406B
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: xr4406b-etched.step / xr4406b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xr4406b.step / xr4406b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XNRUSEMI datasheet (5 pp, sha256 27ab62cf9afc04d5, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF