component
XR21B1424IV64TR-F
Public Made by Adomby adom
MaxLinear USB ICs, LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
XR21B1424IV64TR-F
MaxLinear · USB ICs · LQFP-64(10x10)
XR21B1424IV64TR-F from MaxLinear, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RXA | input | UART channel A receive data input. |
| 2 | GPIOA5/RTSA#/RS485A | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 3 | GPIOA4/CTSA# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 4 | GPIOA3/DTRA# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 5 | GPIOA2/DSRA# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 6 | GPIOA1/CDA# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 7 | GPIOA0/RIA#/RWKA# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 8 | GND | power_in | Power supply common, ground. |
| 9 | USBD+ | bidirectional | USB differential data positive with USB 2.0 compliant internal pull-up resistor and ±15kV HBM ESD protection. |
| 10 | USBD- | bidirectional | USB differential data negative with ±15kV HBM ESD protection. |
| 11 | VIO | power_in | I/O voltage input to the UART/GPIO pins, must be between 1.8 and 3.6V; may be tied to VCC if VCC_REG is 5V. |
| 12 | VCC | power_in | 3.3V power to the device, or 3.3V output (up to 200 mA including the device) when VCC_REG is 5V; decouple with at least 4.7µF ceramic. |
| 13 | VCC_REG | power_in | 5V or 3.3V power input to the device; in bus-powered mode connect to VBUS and VBUS_SENSE, with 1µF to 10µF decoupling. |
| 14 | NC | unconnected | No connect. |
| 15 | NC | unconnected | No connect. |
| 16 | VBUS_SENSE | input | Must be connected to USB host VBUS to disable the USBD+ pull-up when VBUS is absent; decouple with a 4.7µF tantalum capacitor. |
| 17 | RESET# | bidirectional | Active-low open-drain reset output asserted at power-on or device reset; as input must be asserted at least 15µs to reset, with weak internal pull-up. |
| 18 | USB_STAT2 | output | Open-drain USB status output like USB_STAT1, default active low asserted when the device is suspended; configurable via PIN_CFG_USB_STAT2. |
| 19 | GPIOC9/RXTC | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 20 | GPIOC8/TXTC | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 21 | NC | unconnected | No connect. |
| 22 | GPIOC7/RS485C | bidirectional | GPIO or RS-485 half-duplex enable output; defaults to GPIO input with internal pull-up. |
| 23 | GPIOC6/CLKC | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 24 | TXC | output | UART channel C transmit data output. |
| 25 | USB_STAT1 | output | USB status output asserted on USB reset, suspend or when it is not safe to draw the requested current; default active high on suspend, selectable via PIN_CFG_STAT1. |
| 26 | RXC | input | UART channel C receive data input. |
| 27 | GPIOC5/RTSC#/RS485C | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 28 | GPIOC4/CTSC# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 29 | GPIOC3/DTRC# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 30 | GPIOC2/DSRC# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 31 | GPIOC1/CDC# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 32 | TEST# | input | Test mode pin that must be left open or pulled high to VIO for normal operation. |
| 33 | GPIOC0/RIC#/RWKC# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 34 | GPIOB9/RXTB | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 35 | GPIOB8/TXTB | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 36 | GPIOB7/RS485B | bidirectional | GPIO or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 37 | GPIOB6/CLKB | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 38 | VIO | power_in | I/O voltage input to the UART/GPIO pins, must be between 1.8 and 3.6V; may be tied to VCC if VCC_REG is 5V. |
| 39 | GND | power_in | Power supply common, ground. |
| 40 | TXB | output | UART channel B transmit data output. |
| 41 | RXB | input | UART channel B receive data input. |
| 42 | GPIOB5/RTSB#/RS485B | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 43 | GPIOB4/CTSB# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 44 | GPIOB3/DTRB# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 45 | GPIOB2/DSRB# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 46 | GPIOB1/CDB# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 47 | GPIOB0/RIB#/RWKB# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 48 | GPIOD9/RXTD | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 49 | GPIOD8/TXTD | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 50 | GPIOD7/RS485D | bidirectional | GPIO or RS-485 half-duplex enable output; defaults to GPIO input with internal pull-up. |
| 51 | GPIOD6/CLKD | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 52 | TXD | output | UART channel D transmit data output. |
| 53 | RXD | input | UART channel D receive data input. |
| 54 | GPIOD5/RTSD#/RS485D | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 55 | GPIOD4/CTSD# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 56 | GPIOD3/DTRD# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 57 | GPIOD2/DSRD# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 58 | GPIOD1/CDD# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 59 | GPIOD0/RID#/RWKD# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 60 | GPIOA9/RXTA | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 61 | GPIOA8/TXTA | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 62 | GPIOA7/RS485A | bidirectional | GPIO or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 63 | GPIOA6/CLKA | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 64 | TXA | output | UART channel A transmit data output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MaxLinear |
| Package | LQFP-64(10x10) |
| Category | Interface ICs |
| Pins | 64 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (VCC_REG) | VCC_REG | 5.75 | V | 2 | |||
| Supply Voltage (VCC, VIO) | VCC, VIO | 4 | V | 2 | |||
| Input Voltage (VBUS_SENSE) | VBUS_SENSE | -0.3 | 5.75 | V | 2 | ||
| Input Voltage (All other pins) | -0.3 | 5.6 | V | 2 | |||
| Operating Temperature Range | TA | -40 | 85 | °C | 2 | ||
| Power Supply Current | ICC | 15 | 23 | mA | VCC_REG = +4.4V to +5.25V | 2 | |
| Lowpower Mode Current | ISUSP | 0.85 | 1.25 | mA | 2 | ||
| Regulated Output Voltage (VCC pin) | VOUT | 3 | 3.3 | 3.6 | V | VCC_REG = +4.4V to +5.25V. Maximum output current = 200 mA including the supply current of the XR21B1424. | 2 |
| Input Low Voltage (UART/GPIO) | VIL | -0.3 | V | 2 | |||
| Input High Voltage (UART/GPIO) | VIH | 5.5 | V | 2 | |||
| Output Low Voltage (UART/GPIO) | VOL | 0.3 | V | IOL = 1mA, VIO = +1.6V | 2 | ||
| Output Low Voltage (UART/GPIO) | VOL | 0.5 | V | IOL = 4mA, VIO = +3.6V | 2 | ||
| Output High Voltage (UART/GPIO) | VOH | 1.3 | V | IOH = -400uA, VIO = +1.6V | 2 | ||
| Output High Voltage (UART/GPIO) | VOH | 2.8 | V | IOH = -1.5mA, VIO = +3.6V | 2 | ||
| Input Low Leakage Current | IIL | -10 | 10 | µA | VIO = +3V to +3.6V, VCC_REG = +4.4V to +5.25V, VINPUT = 0V | 2 | |
| Input High Leakage Current | IIH | -10 | 10 | µA | VIO = +3V to +3.6V, VCC_REG = +4.4V to +5.25V, VINPUT = +3.3V | 2 | |
| Input High Leakage Current | IIH | -120 | 120 | µA | VIO = +3V to +3.6V, VCC_REG = +4.4V to +5.25V, VINPUT = +5.5V | 2 | |
| Input Pin Capacitance | CIN | 5 | pF | 2 | |||
| USB Input Low Voltage | VIL | -0.3 | 0.8 | V | 3 | ||
| USB Input High Voltage | VIH | 2 | 5.5 | V | 3 | ||
| USB Output Low Voltage | VOL | 0 | 0.3 | V | External 15kΩ to GND on USBD+ and USBD- pins | 3 | |
| USB Output High Voltage | VOH | 2.8 | 3.6 | V | External 15kΩ to GND on USBD+ and USBD- pins | 3 | |
| Driver Output Impedance | VDrvZ | 28 | 44 | Ω | 3 |
CAD (KiCad official)
- Symbol:
XR21B1424IV64TR-F - Footprint:
Package_QFP:LQFP-64_10x10mm_P0.5mm - 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
- 3D model files:
xr21b1424iv64tr-f-etched.step/xr21b1424iv64tr-f-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);xr21b1424iv64tr-f.step/xr21b1424iv64tr-f.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: MaxLinear datasheet (66 pp, sha256
2264ecd5804c3219, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# XR21B1424IV64TR-F
**MaxLinear** · USB ICs · LQFP-64(10x10)
XR21B1424IV64TR-F from MaxLinear, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RXA | input | UART channel A receive data input. |
| 2 | GPIOA5/RTSA#/RS485A | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 3 | GPIOA4/CTSA# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 4 | GPIOA3/DTRA# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 5 | GPIOA2/DSRA# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 6 | GPIOA1/CDA# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 7 | GPIOA0/RIA#/RWKA# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 8 | GND | power_in | Power supply common, ground. |
| 9 | USBD+ | bidirectional | USB differential data positive with USB 2.0 compliant internal pull-up resistor and ±15kV HBM ESD protection. |
| 10 | USBD- | bidirectional | USB differential data negative with ±15kV HBM ESD protection. |
| 11 | VIO | power_in | I/O voltage input to the UART/GPIO pins, must be between 1.8 and 3.6V; may be tied to VCC if VCC_REG is 5V. |
| 12 | VCC | power_in | 3.3V power to the device, or 3.3V output (up to 200 mA including the device) when VCC_REG is 5V; decouple with at least 4.7µF ceramic. |
| 13 | VCC_REG | power_in | 5V or 3.3V power input to the device; in bus-powered mode connect to VBUS and VBUS_SENSE, with 1µF to 10µF decoupling. |
| 14 | NC | unconnected | No connect. |
| 15 | NC | unconnected | No connect. |
| 16 | VBUS_SENSE | input | Must be connected to USB host VBUS to disable the USBD+ pull-up when VBUS is absent; decouple with a 4.7µF tantalum capacitor. |
| 17 | RESET# | bidirectional | Active-low open-drain reset output asserted at power-on or device reset; as input must be asserted at least 15µs to reset, with weak internal pull-up. |
| 18 | USB_STAT2 | output | Open-drain USB status output like USB_STAT1, default active low asserted when the device is suspended; configurable via PIN_CFG_USB_STAT2. |
| 19 | GPIOC9/RXTC | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 20 | GPIOC8/TXTC | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 21 | NC | unconnected | No connect. |
| 22 | GPIOC7/RS485C | bidirectional | GPIO or RS-485 half-duplex enable output; defaults to GPIO input with internal pull-up. |
| 23 | GPIOC6/CLKC | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 24 | TXC | output | UART channel C transmit data output. |
| 25 | USB_STAT1 | output | USB status output asserted on USB reset, suspend or when it is not safe to draw the requested current; default active high on suspend, selectable via PIN_CFG_STAT1. |
| 26 | RXC | input | UART channel C receive data input. |
| 27 | GPIOC5/RTSC#/RS485C | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 28 | GPIOC4/CTSC# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 29 | GPIOC3/DTRC# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 30 | GPIOC2/DSRC# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 31 | GPIOC1/CDC# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 32 | TEST# | input | Test mode pin that must be left open or pulled high to VIO for normal operation. |
| 33 | GPIOC0/RIC#/RWKC# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 34 | GPIOB9/RXTB | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 35 | GPIOB8/TXTB | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 36 | GPIOB7/RS485B | bidirectional | GPIO or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 37 | GPIOB6/CLKB | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 38 | VIO | power_in | I/O voltage input to the UART/GPIO pins, must be between 1.8 and 3.6V; may be tied to VCC if VCC_REG is 5V. |
| 39 | GND | power_in | Power supply common, ground. |
| 40 | TXB | output | UART channel B transmit data output. |
| 41 | RXB | input | UART channel B receive data input. |
| 42 | GPIOB5/RTSB#/RS485B | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 43 | GPIOB4/CTSB# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 44 | GPIOB3/DTRB# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 45 | GPIOB2/DSRB# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 46 | GPIOB1/CDB# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 47 | GPIOB0/RIB#/RWKB# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 48 | GPIOD9/RXTD | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 49 | GPIOD8/TXTD | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 50 | GPIOD7/RS485D | bidirectional | GPIO or RS-485 half-duplex enable output; defaults to GPIO input with internal pull-up. |
| 51 | GPIOD6/CLKD | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 52 | TXD | output | UART channel D transmit data output. |
| 53 | RXD | input | UART channel D receive data input. |
| 54 | GPIOD5/RTSD#/RS485D | bidirectional | GPIO, UART RTS output (active low) or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 55 | GPIOD4/CTSD# | bidirectional | GPIO or UART CTS input (active low); defaults to GPIO input with internal pull-up. |
| 56 | GPIOD3/DTRD# | bidirectional | GPIO or UART DTR push-pull output (active low); defaults to GPIO input with internal pull-up. |
| 57 | GPIOD2/DSRD# | bidirectional | GPIO or UART DSR input (active low); defaults to GPIO input with internal pull-up. |
| 58 | GPIOD1/CDD# | bidirectional | GPIO or UART carrier-detect input (active low); defaults to GPIO input with internal pull-up. |
| 59 | GPIOD0/RID#/RWKD# | bidirectional | GPIO, UART ring-indicator input (active low) or remote wakeup input signaled on a falling edge; defaults to GPIO input with internal pull-up. |
| 60 | GPIOA9/RXTA | bidirectional | GPIO or UART receive data indicator toggling at ~10Hz while receiving; defaults to GPIO input with internal pull-up. |
| 61 | GPIOA8/TXTA | bidirectional | GPIO or UART transmit data indicator toggling at ~10Hz while transmitting; defaults to GPIO input with internal pull-up. |
| 62 | GPIOA7/RS485A | bidirectional | GPIO or auto RS-485 half-duplex control; defaults to GPIO input with internal pull-up. |
| 63 | GPIOA6/CLKA | bidirectional | GPIO or clock/pulse output; defaults to GPIO input with internal pull-up. |
| 64 | TXA | output | UART channel A transmit data output. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MaxLinear |
| Package | LQFP-64(10x10) |
| Category | Interface ICs |
| Pins | 64 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (VCC_REG) | VCC_REG | | | 5.75 | V | | 2 |
| Supply Voltage (VCC, VIO) | VCC, VIO | | | 4 | V | | 2 |
| Input Voltage (VBUS_SENSE) | VBUS_SENSE | -0.3 | | 5.75 | V | | 2 |
| Input Voltage (All other pins) | | -0.3 | | 5.6 | V | | 2 |
| Operating Temperature Range | TA | -40 | | 85 | °C | | 2 |
| Power Supply Current | ICC | | 15 | 23 | mA | VCC_REG = +4.4V to +5.25V | 2 |
| Lowpower Mode Current | ISUSP | | 0.85 | 1.25 | mA | | 2 |
| Regulated Output Voltage (VCC pin) | VOUT | 3 | 3.3 | 3.6 | V | VCC_REG = +4.4V to +5.25V. Maximum output current = 200 mA including the supply current of the XR21B1424. | 2 |
| Input Low Voltage (UART/GPIO) | VIL | -0.3 | | | V | | 2 |
| Input High Voltage (UART/GPIO) | VIH | | | 5.5 | V | | 2 |
| Output Low Voltage (UART/GPIO) | VOL | | | 0.3 | V | IOL = 1mA, VIO = +1.6V | 2 |
| Output Low Voltage (UART/GPIO) | VOL | | | 0.5 | V | IOL = 4mA, VIO = +3.6V | 2 |
| Output High Voltage (UART/GPIO) | VOH | 1.3 | | | V | IOH = -400uA, VIO = +1.6V | 2 |
| Output High Voltage (UART/GPIO) | VOH | 2.8 | | | V | IOH = -1.5mA, VIO = +3.6V | 2 |
| Input Low Leakage Current | IIL | -10 | | 10 | µA | VIO = +3V to +3.6V, VCC_REG = +4.4V to +5.25V, VINPUT = 0V | 2 |
| Input High Leakage Current | IIH | -10 | | 10 | µA | VIO = +3V to +3.6V, VCC_REG = +4.4V to +5.25V, VINPUT = +3.3V | 2 |
| Input High Leakage Current | IIH | -120 | | 120 | µA | VIO = +3V to +3.6V, VCC_REG = +4.4V to +5.25V, VINPUT = +5.5V | 2 |
| Input Pin Capacitance | CIN | | 5 | | pF | | 2 |
| USB Input Low Voltage | VIL | -0.3 | | 0.8 | V | | 3 |
| USB Input High Voltage | VIH | 2 | | 5.5 | V | | 3 |
| USB Output Low Voltage | VOL | 0 | | 0.3 | V | External 15kΩ to GND on USBD+ and USBD- pins | 3 |
| USB Output High Voltage | VOH | 2.8 | | 3.6 | V | External 15kΩ to GND on USBD+ and USBD- pins | 3 |
| Driver Output Impedance | VDrvZ | 28 | | 44 | Ω | | 3 |
## CAD (KiCad official)
- Symbol: `XR21B1424IV64TR-F`
- Footprint: `Package_QFP:LQFP-64_10x10mm_P0.5mm`
- 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
- 3D model files: `xr21b1424iv64tr-f-etched.step` / `xr21b1424iv64tr-f-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `xr21b1424iv64tr-f.step` / `xr21b1424iv64tr-f.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [MaxLinear datasheet](docs/xr21b1424iv64tr-f-datasheet.pdf) (66 pp, sha256 `2264ecd5804c3219`, retrieved 2026-11-02, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/xr21b1424iv64tr-f-datasheet.pdf)