Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

XPD767DP45

Shenzhen Fuman · USB Converters · TSSOP-20

XPD767DP45 from Shenzhen Fuman, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VPWR power_in Input supply pin for the chip and the source of VBUS and VBUSA; recommended VPWR input voltage is 3.3 V to 21 V, with a 1 µF to 10 µF capacitor (typical 10 µF) placed close to the pin.
2 VPWR power_in Input supply pin for the chip and the source of VBUS and VBUSA; recommended VPWR input voltage is 3.3 V to 21 V, with a 1 µF to 10 µF capacitor (typical 10 µF) placed close to the pin.
3 OPTO output Optocoupler drive pin; absolute maximum voltage rating is 26 V.
4 VFB input Voltage regulation feedback pin connected to the system voltage feedback point; the upper divider resistor RFB1 from VPWR must be 100 kΩ, and 1% accuracy is recommended.
5 NC unconnected No connection; leave floating.
6 GND power_in Power ground.
7 ISN2 input Type-A port current sense negative terminal; connect via Kelvin connection to the 10 mΩ sense resistor, negative side.
8 ISP2 input Type-A port current sense positive terminal; connect via Kelvin connection to the 10 mΩ sense resistor, positive side.
9 GD2 output Type-A port PMOS switch drive output.
10 VBUSA power_out Type-A port VBUS output power; no output capacitor is required on VBUSA.
11 LINK bidirectional XPD-LINK interconnect port; connected to the shared bus with a 10 kΩ resistor to ground.
12 DIS output External discharge NMOS gate control output.
13 DP2 bidirectional Type-A port data line DP used for protocol communication; absolute maximum voltage rating is 26 V.
14 DM2 bidirectional Type-A port data line DM used for protocol communication; absolute maximum voltage rating is 26 V.
15 DP1 bidirectional Type-C port data line DP; absolute maximum voltage rating is 26 V.
16 DM1 bidirectional Type-C port data line DM; absolute maximum voltage rating is 26 V.
17 CC1 bidirectional Type-C port configuration channel CC1; absolute maximum voltage rating is 26 V.
18 CC2 bidirectional Type-C port configuration channel CC2; absolute maximum voltage rating is 26 V.
19 VBUS power_out Type-C port VBUS output power; absolute maximum voltage rating is 26 V, and the VBUS capacitor CVBUS must not exceed 10 µF.
20 VBUS power_out Type-C port VBUS output power; absolute maximum voltage rating is 26 V, and the VBUS capacitor CVBUS must not exceed 10 µF.

Key specifications

Parameter Value
Manufacturer Shenzhen Fuman
Package TSSOP-20
Category Interface
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
A-port light-load current cut-off threshold (10mohm 1% sense resistor) Ith 2.5 12.5 22.5 mA 10mohm 1%采样电阻 7
Transmit LOW VTXLO -75 75 mV 7
BMC rise/fall time tBMC 300 600 ns Rload=5.1k,Cload=1nF 7
Receive HIGH VRXHI 800 840 885 mV 7
Receive LOW VRXLO 485 525 570 mV 7
CC1/CC2 broadcasting current, 3A DFP mode IRP_SRC 304 330 356 uA 3A DFP mode, 0 ≤ VCCX ≤ 2.5V 7
CC1/CC2 broadcasting current, 1.5A DFP mode IRP_SRC 166 180 194 uA 1.5A DFP mode, 0 ≤ VCCX ≤ 1.5V 7
Die temperature (OTP) rising edge threshold TJ1 135 145 155 ℃ Temperature rising edge 7
HVDCP data-line detect voltage VDAT(REF) 0.25 0.325 0.4 V 7
HVDCP output voltage select reference VSEL(REF) 1.8 2 2.2 V 7
D+ high-level glitch filter time TGLITCH(DP)HIGH 1 1.25 1.5 s 7
Output voltage change glitch filter time TGLITCH(V)CHANGE 20 40 60 ms 8
Continuous-mode change glitch filter time TGLITCH(CONT)CHANGE 100 150 200 us 8
D+ leakage resistance RDAT(LKG) 300 500 800 KΩ 8
D- pull-down resistance RDM(DWN) 14.25 19.53 24.5 KΩ 8
Switch N1 on-resistance RON(N1) 40 100 Ω 8
Powered-device connection detect voltage threshold VTH(PD) 0.25 0.325 0.4 V 8
Powered-device connection detect filter time TDPD 120 160 200 ms 8
D+/D- data-line voltage (Apple 2.4A mode) VDAT(2.7V) 2.57 2.7 2.84 V 8
Recommended VPWR input voltage VPWR 3.3 21 V 6
VBUS capacitance CVBUS 1 10 µF 6
VPWR capacitance CVPWR 1 10 µF 6
Operating ambient temperature TA -40 85 ℃ 6
Voltage on VPWR, VBUS, VBUSA, CC1, CC2, DP1, DM1, DP2, DM2, OPTO -0.3 26 V 6
Voltage on other pins -0.3 7 V 6
Junction temperature -40 150 ℃ 6
Storage temperature -65 150 ℃ 6
UVLO threshold, rising edge (VPWR) VVPWR_TH 3.3 V Rising edge 7
UVLO threshold, falling edge (VPWR) VVPWR_TH 2.9 V Falling edge 7
UVLO threshold hysteresis (VPWR) VVPWR_TH 0.4 V Hysteresis 7
Typical operating current ISUPP 2 mA VPWR=5V, VBUS=5V 7
Fast OVP threshold (always enabled) VFOVP 20 % Ref to target voltage 7
Slow OVP threshold VSOVP 15 % Ref to target voltage 7
VBUS UVP threshold VSUVP -22 % Ref to target voltage 7
Switch MOSFET on-resistance RDSON 20 mΩ 7
Output resistance during transmission RTX 50 Ω During transmission 7
Transmit HIGH VTXHI 1.15 V 7
Bit unit interval tUI 3.3 us 7
Die temperature (OTP) hysteresis TJ1 20 ℃ Hysteresis 7
D- low-level glitch filter time TGLITCH(DM)LOW 1 ms 7
Current source step size, voltage rising ΔIT(UP) 2 uA RIREF=100KΩ 8
Current source step size, voltage falling ΔIT(DO) 2 uA RIREF=100KΩ 8
D+/D- output impedance (Apple 2.4A mode) RDAT(2.7V) 15 KΩ 8
D- FCP TX valid high VTX-VOH 2.7 V 8
D- FCP TX valid low VTX-VOL 0.3 V 8
D- FCP RX valid high VRX-VIH 1.2 V 8
D- FCP RX valid low (printed as 'High') VRX-VIL 0.9 V D- FCP RX Valid High 8
FCP pulse rise time Trise 2.5 us 10% - 90% 8
FCP pulse fall time Tfall 2.5 us 90% - 10% 8
USB-A overcurrent protection trip point VITRIP 30 % Ref to Power Capability(pd) 7
Recommended RFB1 system-voltage divider resistor RFB1 100 kΩ 6
Recommended RS USB-A current-sense resistor RS 10 mΩ 6
Recommended RLINK bus resistor RLINK 10 kΩ 6
Junction-to-ambient thermal resistance (TSSOP20) RθJA 100 ℃/W 6
Junction-to-case (top) thermal resistance (TSSOP20) RθJCtop 36 ℃/W 6
Junction-to-board thermal resistance (TSSOP20) RθJB 45 ℃/W 6

CAD (KiCad official)

  • Symbol: XPD767DP45
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: xpd767dp45-etched.step / xpd767dp45-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xpd767dp45.step / xpd767dp45.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen Fuman datasheet (17 pp, sha256 b979e6e1c28b524e, retrieved 2026-10-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF