Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

XL7555

XINLUDA · Timers / Counters · SOP-8

XL7555 from XINLUDA, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference; connect to system ground (0V).
2 TRIGGER input Active-low trigger input; sets output HIGH when voltage falls below 1/3 VDD; input current ≤10nA typ, 50nA max at VDD=15V.
3 OUTPUT output CMOS push-pull output swinging rail-to-rail; VOL ≤1.0V at ISINK=20mA (VDD=15V), VOH ≥14.3V at ISOURCE=0.8mA (VDD=15V); absolute maximum output current 100mA.
4 RESET input Active-low reset input; forces output and discharge switch low when pulled below 0.4-1.0V (VDD=2V-15V); input current ≤10nA typ, 50nA max at VDD=15V.
5 CONTROL_VOLTAGE input Analog input that overrides the upper comparator threshold; nominally 67% VDD (62-71% VDD at VDD=15V); may be left open in CMOS applications without decoupling capacitor.
6 THRESHOLD input Upper comparator input; resets output LOW and turns on discharge switch when voltage exceeds 2/3 VDD; input current ≤10nA typ, 50nA max at VDD=15V.
7 DISCHARGE output Open-drain switch to GND for discharging external timing capacitor; leakage ≤10nA typ, 50nA max (VDD=15V); VDIS ≤0.4V at ISINK=15mA (VDD=15V).
8 VDD power_in Positive supply voltage; operating range 2V to 18V; quiescent current 60µA typ (300µA max) at VDD=15V.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package SOP-8
Category Clock/Timing
Pins 8

CAD (KiCad official)

  • Symbol: XL7555
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: xl7555-etched.step / xl7555-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xl7555.step / xl7555.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (14 pp, sha256 47dfca0aee906e0c, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF