Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

XL74LS07

XINLUDA · Buffers, Drivers, Receivers, Transceivers · SOIC-14

XL74LS07 from XINLUDA, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input 1 of gate 1; inputs are diode-clamped and accept voltages up to 5.25 V.
2 1Y output Output 1 is open-collector, must not be pulled above 30 V, and load current must not exceed 40 mA.
3 2A input Input 2 of gate 2; inputs are diode-clamped and accept voltages up to 5.25 V.
4 2Y output Output 2 is open-collector, must not be pulled above 30 V, and load current must not exceed 40 mA.
5 3A input Input 3 of gate 3; inputs are diode-clamped and accept voltages up to 5.25 V.
6 3Y output Output 3 is open-collector, must not be pulled above 30 V, and load current must not exceed 40 mA.
7 GND power_in Ground pin; all voltages are referenced to GND.
8 4Y output Output 4 is open-collector, must not be pulled above 30 V, and load current must not exceed 40 mA.
9 4A input Input 4 of gate 4; inputs are diode-clamped and accept voltages up to 5.25 V.
10 5Y output Output 5 is open-collector, must not be pulled above 30 V, and load current must not exceed 40 mA.
11 5A input Input 5 of gate 5; inputs are diode-clamped and accept voltages up to 5.25 V.
12 6Y output Output 6 is open-collector, must not be pulled above 30 V, and load current must not exceed 40 mA.
13 6A input Input 6 of gate 6; inputs are diode-clamped and accept voltages up to 5.25 V.
14 VCC power_in Supply pin; VCC is specified from 4.75 V to 5.25 V, and a 0.1-µF bypass capacitor is recommended placed as close to the pin as possible.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: XL74LS07
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: xl74ls07-etched.step / xl74ls07-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xl74ls07.step / xl74ls07.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (11 pp, sha256 f3c16df7dc497437, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF