component

XD74LS192

Public Made by Adom

by adom

XINLUDA Counters / Dividers, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsxd74ls192factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
xd74ls192 / README.md
History Download
Ray Publish 0.1.0 d46d3f5 8d ago

XD74LS192

XINLUDA · Counters / Dividers · DIP-16

XD74LS192 from XINLUDA, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Preset data input B, loaded to output QB while LOAD is low.
2 QB output Counter output B, changes on low-to-high transition of a count input; 8 mA max low-level output current.
3 QA output Counter output A, changes on low-to-high transition of a count input; 8 mA max low-level output current.
4 DOWN input Count-down clock input, triggered on low-to-high transition while UP is held high.
5 UP input Count-up clock input, triggered on low-to-high transition while DOWN is held high.
6 QC output Counter output C, changes on low-to-high transition of a count input; 8 mA max low-level output current.
7 QD output Counter output D, changes on low-to-high transition of a count input; 8 mA max low-level output current.
8 GND power_in Ground, 0 V reference.
9 D input Preset data input D, loaded to output QD while LOAD is low.
10 C input Preset data input C, loaded to output QC while LOAD is low.
11 LOAD input Active-low asynchronous load input that presets outputs to the data inputs independently of count pulses.
12 CO output Active-low carry output producing a pulse equal in width to the count-up input on overflow, to feed the UP input of the next stage.
13 BO output Active-low borrow output producing a pulse equal in width to the count-down input on underflow, to feed the DOWN input of the next stage.
14 CLR input Clear input forcing all outputs low when high, independent of count and load inputs.
15 A input Preset data input A, loaded to output QA while LOAD is low.
16 VCC power_in Supply voltage, 4.75 V to 5.25 V recommended (7 V absolute maximum).

Key specifications

Parameter Value
Manufacturer XINLUDA
Package DIP-16
Category Logic ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.75 5 5.25 V 6
High-level output current IOH -400 µA 6
Low-level output current IOL 8 mA 6
Clock frequency fclock 0 25 MHz 6
Width of any input pulse tw 20 ns 6
Clear inactive-state setup time tsu 15 ns 6
Load inactive-state setup time tsu 15 ns 6
Data setup time tsu 20 ns 6
Data hold time th 5 ns 6
Operating free-air temperature TA 0 70 C 6
Supply voltage VCC 7 V 5
Input voltage VI 7 V 74LS192,74LS193 5
Operating free-air temperature range 0 70 C DIP package 5
Storage temperature range Tstg -65 150 C 5
High-level input voltage VIH 2 V 6
Low-level input voltage VIL 0.8 V 6
Input clamp voltage VIK -1.5 V VCC = MIN, II = -18 mA 6
High-level output voltage VOH 2.7 3.4 V VCC = MIN, VIL = VIL MAX, VIH = 2 V, IOH = -400 A 6
Low-level output voltage VOL 0.15 0.4 V VCC = MIN, VIH = 2 V, VIL = VIL MAX, IOL = 4 mA 6
Low-level output voltage VOL 0.35 0.5 V VCC = MIN, VIH = 2 V, VIL = VIL MAX, IOL = 8 mA 6
Input current at maximum input voltage II 0.1 mA VCC = MAX, VI = 7 V 6
High-level input current IIH 20 A VCC = MAX, VI = 2.7 V 6
Low-level input current IIL -0.4 mA VCC = MAX, VI = 0.4 V 6
Short-circuit output current IOS -20 -100 mA VCC = MAX 6
Supply current ICC 19 34 mA VCC = MAX 6
Maximum clock frequency fMAX 25 32 MHz VCC = 5 V, TA = 25°C 7
Propagation delay UP to CO, low-to-high tPLH 17 26 ns CL = 15 pF, RL = 2 k 7
Propagation delay UP to CO, high-to-low tPHL 18 24 ns CL = 15 pF, RL = 2 k 7
Propagation delay DOWN to BO, low-to-high tPLH 16 24 ns CL = 15 pF, RL = 2 k 7
Propagation delay DOWN to BO, high-to-low tPHL 15 24 ns CL = 15 pF, RL = 2 k 7
Propagation delay UP or DOWN to Q, low-to-high tPLH 27 38 ns CL = 15 pF, RL = 2 k 7
Propagation delay UP or DOWN to Q, high-to-low tPHL 30 47 ns CL = 15 pF, RL = 2 k 7
Propagation delay LOAD to Q, low-to-high tPLH 24 40 ns CL = 15 pF, RL = 2 k 7
Propagation delay LOAD to Q, high-to-low tPHL 25 40 ns CL = 15 pF, RL = 2 k 7
Propagation delay CLR to Q, high-to-low tPHL 23 35 ns CL = 15 pF, RL = 2 k 7

CAD (KiCad official)

  • Symbol: XD74LS192
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: xd74ls192-etched.step / xd74ls192-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xd74ls192.step / xd74ls192.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (8 pp, sha256 c5f3d39fa4090138, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF