component

XD62002

Public Made by Adom

by adom

XINLUDA Darlington Transistor Arrays, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsxd62002factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers xd62002: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
xd62002-etched.glb Publish 0.1.0 · Ray 16d ago
xd62002-etched.step xd62002: factory component page (tier=lcsc) · Ray 16d ago
xd62002-hero.glb xd62002: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
xd62002-hero.overlay.json Publish 0.1.0 · Ray 16d ago
xd62002.glb Publish 0.1.0 · Ray 16d ago
xd62002.kicad_mod Publish 0.1.0 · Ray 16d ago
xd62002.kicad_sym Publish 0.1.0 · Ray 16d ago
xd62002.lbr Publish 0.1.0 · Ray 16d ago
xd62002.step Publish 0.1.0 · Ray 16d ago

XD62002

XINLUDA · Darlington Transistor Arrays · DIP-16

XD62002 from XINLUDA, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I1 input Channel 1 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
2 I2 input Channel 2 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
3 I3 input Channel 3 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
4 I4 input Channel 4 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
5 I5 input Channel 5 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
6 I6 input Channel 6 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
7 I7 input Channel 7 Darlington input with 10.5-kΩ base resistor plus 7-V Zener diode (14-V to 25-V PMOS drive); VIN(OFF) max 7.4 V, VIN(ON) min 14.5 V.
8 GND power_in Ground pin of the driver.
9 COMMON passive Common connection of the output clamp diodes' cathodes, tied to the supply of the inductive load; clamp diode reverse voltage max 50 V and forward current max 500 mA.
10 O7 output Channel 7 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.
11 O6 output Channel 6 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.
12 O5 output Channel 5 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.
13 O4 output Channel 4 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.
14 O3 output Channel 3 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.
15 O2 output Channel 2 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.
16 O1 output Channel 1 open-collector Darlington sink output rated 500 mA max and 50 V sustaining voltage, with clamp diode to COMMON.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package DIP-16
Category Transistors/Thyristors
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output sustaining voltage VCE (SUS) 0 50 V 3
Output current, Tpw = 25 ms IOUT 0 370 mA/ch Tpw = 25ms, Duty = 10% 3
Output current, 7 circuits IOUT 0 130 mA/ch 7 circuits, Duty = 50% 3
Output current, Ta = 85°C / Tj = 120°C IOUT 0 233 mA/ch Ta = 85°C, Tj = 120°C, Duty = 10% 3
Output current, Ta = 85°C / Tj = 120°C IOUT 0 70 mA/ch Ta = 85°C, Tj = 120°C, Duty = 50% 3
Input voltage VIN 0 24 V 3
Input voltage (output on), XD62002 VIN (ON) 14.5 24 V IOUT = 400mA, hFE = 800 3
Input voltage (output off), XD62002 VIN (OFF) 0 7.4 V 3
Clamp diode reverse voltage VR 50 V 3
Clamp diode forward current IF 350 mA 3
Power dissipation PD 0.76 W Ta = 85°C 3
Power dissipation PD 0.325 W Ta = 85°C (Note: glass-epoxy PCB 30 mm × 30 mm × 1.6 mm, Cu area 50%) 3
Output sustaining voltage VCE (SUS) -0.5 50 V Ta = 25°C 2
Output current IOUT 500 mA/ch 2
Input voltage VIN -0.5 30 V Note 1 2
Input current IIN 25 mA Note 2 2
Clamp diode reverse voltage VR 50 V 2
Clamp diode forward current IF 500 mA 2
Power dissipation (first value) PD 1.47 W Note 3 2
Power dissipation (second value) PD 0.625 W Note 3 2
Operating temperature Topr -40 85 °C 2
Storage temperature Tstg -55 150 °C 2
Output leakage current ICEX 50 µA VCE = 50 V, Ta = 25°C 4
Output leakage current ICEX 100 µA VCE = 50 V, Ta = 85°C 4
Collector-emitter saturation voltage VCE (sat) 1.3 1.6 V IOUT = 350 mA, IIN = 500 µA 4
Collector-emitter saturation voltage VCE (sat) 1.1 1.3 V IOUT = 200 mA, IIN = 350 µA 4
Collector-emitter saturation voltage VCE (sat) 0.9 1.1 V IOUT = 100 mA, IIN = 250 µA 4
DC current transfer ratio hFE 1000 VCE = 2 V, IOUT = 350 mA 4
Input current (output on), XD62002 IIN (ON) 1.1 1.7 mA VIN = 20 V, IOUT = 350 mA 4
Input current (output off), XD62002 IIN (OFF) 50 65 µA IOUT = 500 µA, Ta = 85°C 4
Input voltage (output on), XD62002 VIN(ON) 13.7 V VCE = 2 V, hFE = 800, IOUT = 350 mA 4
Input voltage (output on), XD62002 VIN(ON) 11.4 V VCE = 2 V, hFE = 800, IOUT = 200 mA 4
Clamp diode reverse current IR 50 µA VR = 50 V, Ta = 25°C 4
Clamp diode reverse current IR 100 µA VR = 50 V, Ta = 85°C 4
Clamp diode forward voltage VF 2 V IF = 350 mA 4
Input capacitance CIN 15 pF 4
Turn-on delay tON 0.1 µs VOUT = 50 V, RL = 125 Ω, CL = 15 pF 4
Turn-off delay tOFF 0.2 µs VOUT = 50 V, RL = 125 Ω, CL = 15 pF 4

CAD (KiCad official)

  • Symbol: XD62002
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: xd62002-etched.step / xd62002-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xd62002.step / xd62002.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (12 pp, sha256 02ed33ac2b3bbb89, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF