Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

XD224

XINLUDA · Operational Amplifier · DIP-14

XD224 from XINLUDA, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Out 1 output Output of amplifier 1; the datasheet states the outputs are short-circuit protected and the output short-circuit duration is continuous.
2 1IN- input Negative (inverting) input of amplifier 1, part of a true differential input stage.
3 1IN+ input Positive (non-inverting) input of amplifier 1, part of a true differential input stage.
4 VCC power_in Positive (maximum) power supply pin; the absolute maximum single-supply voltage is 32 Vdc.
5 2IN+ input Positive (non-inverting) input of amplifier 2, part of a true differential input stage.
6 2IN- input Negative (inverting) input of amplifier 2, part of a true differential input stage.
7 Out 2 output Output of amplifier 2; the datasheet states the outputs are short-circuit protected.
8 Out 3 output Output of amplifier 3; the datasheet states the outputs are short-circuit protected.
9 3IN- input Negative (inverting) input of amplifier 3, part of a true differential input stage.
10 3IN+ input Positive (non-inverting) input of amplifier 3, part of a true differential input stage.
11 VEE,GND power_in Negative (lowest) power supply or ground for single-supply operation; the common-mode input range extends to this pin.
12 4IN+ input Positive (non-inverting) input of amplifier 4, part of a true differential input stage.
13 4IN- input Negative (inverting) input of amplifier 4, part of a true differential input stage.
14 Out 4 output Output of amplifier 4; the datasheet states the outputs are short-circuit protected.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package DIP-14
Category Amplifiers/Comparators
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power supply voltage, single supply VCC 32 Vdc Single supply 4
Power supply voltage, split supplies VCC, VEE 16 Vdc Split supplies 4
Input differential voltage range VIDR 32 Vdc 4
Input common mode voltage range VICR -0.3 32 Vdc 4
Junction temperature TJ 150 C 4
Thermal resistance, junction-to-air RθJA 118 C/W Case 646 (DIP14), junction-to-air, Note 3 4
Storage temperature range Tstg -50 150 C 4
ESD protection at any pin Vesd 2000 V Human body model 4
ESD protection at any pin Vesd 200 V Machine model 4
Operating ambient temperature range, XL/XD224, XL224-TS TA -25 85 C XL/XD224, XL224-TS 4
Input offset voltage VIO 2 5 mV VCC = 5.0 V to 30 V, VICR = 0 V to VCC -1.7 V, VO = 1.4 V, RS = 0 Ω, TA = 25C 5
Input offset voltage VIO 7 mV TA = Thigh (Note 4) 5
Input offset current IIO 3 30 nA 5
Input offset current IIO 100 nA TA = Thigh to Tlow (Note 4) 5
Input bias current IB -90 -150 nA 5
Input bias current IB -300 nA TA = Thigh to Tlow (Note 4) 5
Input common mode voltage range VICR 0 28.3 V VCC = 30 V, TA = +25C 5
Input common mode voltage range VICR 0 28 V VCC = 30 V, TA = Thigh to Tlow (Note 4) 5
Large signal open loop voltage gain AVOL 50 100 V/mV RL = 2.0 kΩ, VCC = 15 V, for large VO swing 5
Large signal open loop voltage gain AVOL 25 V/mV RL = 2.0 kΩ, VCC = 15 V, TA = Thigh to Tlow (Note 4) 5
Common mode rejection CMR 70 85 dB RS ≤ 10 kΩ 5
Power supply rejection PSR 65 100 dB 5
Output voltage high limit VOH 3.3 3.5 V VCC = 5.0 V, RL = 2.0 kΩ, TA = 25°C 6
Output voltage high limit VOH 26 V VCC = 30 V, RL = 2.0 kΩ, TA = Thigh to Tlow (Note 7) 6
Output voltage high limit VOH 27 28 V VCC = 30 V, RL = 10 kΩ, TA = Thigh to Tlow (Note 7) 6
Output voltage low limit VOL 5 20 mV VCC = 5.0 V, RL = 10 kΩ, TA = Thigh to Tlow (Note 7) 6
Output source current IO+ 20 40 mA VID = +1.0 V, VCC = 15 V, TA = 25°C 6
Output source current IO+ 10 20 mA VID = +1.0 V, VCC = 15 V, TA = Thigh to Tlow (Note 7) 6
Output sink current IO- 10 20 mA VID = -1.0 V, VCC = 15 V, TA = 25°C 6
Output sink current IO- 5 8 mA VID = -1.0 V, VCC = 15 V, TA = Thigh to Tlow (Note 7) 6
Output sink current IO- 12 50 µA VID = -1.0 V, VO = 200 mV, TA = 25°C 6
Output short circuit to ground ISC 40 60 mA 6
Power supply current ICC 3 mA VCC = 30 V, VO = 0 V, RL = ∞ 6
Power supply current ICC 1.2 mA VCC = 5.0 V, VO = 0 V, RL = ∞ 6

CAD (KiCad official)

  • Symbol: XD224
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: xd224-etched.step / xd224-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xd224.step / xd224.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (14 pp, sha256 384a39e4ec7d0b3c, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF