component

XD2004

Public Made by Adom

by adom

XINLUDA Darlington Transistor Arrays, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsxd2004factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers xd2004: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
xd2004-etched.glb Publish 0.1.0 · Ray 17d ago
xd2004-etched.step xd2004: factory component page (tier=lcsc) · Ray 17d ago
xd2004-hero.glb xd2004: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
xd2004-hero.overlay.json Publish 0.1.0 · Ray 17d ago
xd2004.glb Publish 0.1.0 · Ray 17d ago
xd2004.kicad_mod Publish 0.1.0 · Ray 17d ago
xd2004.kicad_sym Publish 0.1.0 · Ray 17d ago
xd2004.lbr Publish 0.1.0 · Ray 17d ago
xd2004.step Publish 0.1.0 · Ray 17d ago

XD2004

XINLUDA · Darlington Transistor Arrays · DIP-16

XD2004 from XINLUDA, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I1 input Channel 1 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
2 I2 input Channel 2 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
3 I3 input Channel 3 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
4 I4 input Channel 4 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
5 I5 input Channel 5 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
6 I6 input Channel 6 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
7 I7 input Channel 7 Darlington base input, compatible with 6-15 V CMOS/PMOS logic through a 10.5 kΩ base resistor, with an absolute maximum input voltage of 30 V.
8 GND power_in Common emitter shared by all seven Darlington channels, typically tied to ground.
9 COMMON passive Common cathode node for the integrated flyback (suppression) diodes, required for inductive loads; clamp diode reverse voltage is 50 V and continuous forward current is 350 mA maximum.
10 O7 output Channel 7 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.
11 O6 output Channel 6 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.
12 O5 output Channel 5 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.
13 O4 output Channel 4 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.
14 O3 output Channel 3 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.
15 O2 output Channel 2 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.
16 O1 output Channel 1 Darlington open-collector output, rated 500 mA continuous with collector-emitter voltage up to 50 V.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package DIP-16
Category Transistors/Thyristors
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating ambient temperature range TA -20 85 °C 4
Storage temperature range TSTG -40 125 °C 4
Junction temperature TJ 150 °C 4
Collector-emitter output voltage VO 50 V 4
Input voltage VI 30 V 4
Continuous collector current IC 500 mA 4
Continuous base current IB 25 mA 4
Clamping diode continuous current IF 350 mA 4
Clamping diode reverse voltage VR 50 V 4
ESD electrostatic discharge rating ESD 0.8 kV HBM 4
Thermal resistance junction-ambient RthJA 78 C/W DIP-16 column 4
Output leakage current ICEX 60 µA VCE = 50 V (Figure 3) 5
Output leakage current ICEX 95 µA TA = -20 °C, VCE = 50 V (Figure 3) 5
Output leakage current ICEX 600 µA TA = 85 °C, VCE = 50 V, VI = 5 V (Figure 4) 5
Output leakage current ICEX 500 µA TA = -20 °C, VCE = 50 V, VI = 5 V (Figure 4) 5
Collector-emitter saturation voltage VCE(SAT) 0.8 1.2 V IC = 100 mA, IB = 250 µA (Figure 5) 5
Collector-emitter saturation voltage VCE(SAT) 1.2 1.4 V IC = 200 mA, IB = 350 µA (Figure 5) 5
Collector-emitter saturation voltage VCE(SAT) 1.4 1.8 V IC = 350 mA, IB = 500 µA (Figure 5) 5
Collector-emitter saturation voltage VCE(SAT) 0.35 0.7 V for XD2004, VI = 5 V (Figure 5) 5
Collector-emitter saturation voltage VCE(SAT) 1.1 1.6 V for XD2004, VI = 12 V (Figure 5) 5
Input current II(OFF) 70 µA TA = 85 °C, IC = 500 µA (Figure 7) 5
Input voltage ON, IC = 125 mA VI(ON) 5 V for XD2004, IC = 125 mA (Figure 8) 5
Input voltage ON, IC = 200 mA VI(ON) 6 V for XD2004, IC = 200 mA (Figure 8) 5
Input voltage ON, IC = 275 mA VI(ON) 7 V for XD2004, IC = 275 mA (Figure 8) 5
Input voltage ON, IC = 350 mA VI(ON) 8 V for XD2004, IC = 350 mA (Figure 8) 5
DC forward current gain hFE 1000 VCE = 2 V, IC = 350 mA (Figure 5) 5
Input capacitance CI 15 30 pF 5
Turn-on delay time tPLH 0.25 1.2 µs 0.5 VI to 0.5 VO 5
Turn-off delay time tPHL 0.25 1.2 µs 0.5 VI to 0.5 VO 5
Clamp diode leakage current IR 70 µA VR = 50 V (Figure 9) 5
Clamp diode leakage current IR 120 µA TA = 85 °C, VR = 50 V (Figure 9) 5
Clamp diode forward voltage VF 1.8 2.3 V IF = 350 mA (Figure 10) 5

CAD (KiCad official)

  • Symbol: XD2004
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: xd2004-etched.step / xd2004-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xd2004.step / xd2004.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (12 pp, sha256 e028794c31c09eaa, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF