component
XC7468
Public Made by Adomby adom
Si Change Analog To Digital Converters (ADC), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
XC7468
Si Change · Analog To Digital Converters (ADC) · SOT-23-6
XC7468 from Si Change, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input; the device VDD range is 1.5 V to 4.5 V. |
| 2 | GND | power_in | Analog input signal ground; all analog and digital signals are referenced to this pin. |
| 3 | VIN | power_in | Unipolar analog signal input with an input range of 0 V to VDD. |
| 4 | SCLK | input | Serial clock input that clocks out the conversion data and serves as the source of the conversion clock. |
| 5 | SDATA | output | Serial data output carrying the conversion result, MSB first. |
| 6 | CS | input | Active-low chip select that gates SCLK, starts a conversion and frames the output data. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Si Change |
| Package | SOT-23-6 |
| Category | Data Acquisition |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage (VDD) range | VDD | 1.5 | 4.5 | V | single supply, VDD range as printed in pin description | 2 | |
| Maximum sample rate | 280 | KSPS | VDD 1.5V-3.0V | 1 | |||
| Maximum sample rate | 1.4 | MSPS | VDD 3.0V-4.5V | 1 | |||
| Operating temperature range | -40 | 85 | ℃ | 1 | |||
| Integral nonlinearity error | INL | -0.5 | 0.5 | LSB | 2 | ||
| Differential nonlinearity error | DNL | -0.5 | 0.5 | LSB | 2 | ||
| Analog input voltage range | VIN | 0 | V | upper limit printed as VDD | 2 |
CAD (KiCad official)
- Symbol:
XC7468 - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
xc7468-etched.step/xc7468-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);xc7468.step/xc7468.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Si Change datasheet (4 pp, sha256
8d1a1e3847c0d447, retrieved 2026-10-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# XC7468
**Si Change** · Analog To Digital Converters (ADC) · SOT-23-6
XC7468 from Si Change, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input; the device VDD range is 1.5 V to 4.5 V. |
| 2 | GND | power_in | Analog input signal ground; all analog and digital signals are referenced to this pin. |
| 3 | VIN | power_in | Unipolar analog signal input with an input range of 0 V to VDD. |
| 4 | SCLK | input | Serial clock input that clocks out the conversion data and serves as the source of the conversion clock. |
| 5 | SDATA | output | Serial data output carrying the conversion result, MSB first. |
| 6 | CS | input | Active-low chip select that gates SCLK, starts a conversion and frames the output data. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Si Change |
| Package | SOT-23-6 |
| Category | Data Acquisition |
| Pins | 6 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage (VDD) range | VDD | 1.5 | | 4.5 | V | single supply, VDD range as printed in pin description | 2 |
| Maximum sample rate | | | | 280 | KSPS | VDD 1.5V-3.0V | 1 |
| Maximum sample rate | | | | 1.4 | MSPS | VDD 3.0V-4.5V | 1 |
| Operating temperature range | | -40 | | 85 | ℃ | | 1 |
| Integral nonlinearity error | INL | -0.5 | | 0.5 | LSB | | 2 |
| Differential nonlinearity error | DNL | -0.5 | | 0.5 | LSB | | 2 |
| Analog input voltage range | VIN | 0 | | | V | upper limit printed as VDD | 2 |
## CAD (KiCad official)
- Symbol: `XC7468`
- Footprint: `Package_TO_SOT_SMD:SOT-23-6`
- 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files: `xc7468-etched.step` / `xc7468-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `xc7468.step` / `xc7468.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Si Change datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603387062326882304) (4 pp, sha256 `8d1a1e3847c0d447`, retrieved 2026-10-18, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/xc7468-datasheet.pdf)