component
XC7466
Public Made by Adomby adom
Si Change Analog To Digital Converters (ADC), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownXC7466
Si Change · Analog To Digital Converters (ADC) · SOT-23-6
XC7466 from Si Change, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input; the datasheet specifies operation from a single 1.5 V to 4.5 V supply, and a 1 µF and 10 nF decoupling capacitor are required between VDD and GND placed as close to the pins as possible. |
| 2 | GND | power_in | Ground for signal and power supply; all analog and digital signals are referred to this pin. |
| 3 | VIN | power_in | Analog input with a stated input range of 0 V to VDD (unipolar, single-ended). |
| 4 | SCLK | input | Serial clock input used for clocking data out and as the source of the conversion clock; the third falling edge after CS falls starts the hold mode and digitization. |
| 5 | SDATA | tri_state | Serial data output of the conversion result, MSB first; the pin is 3-stated when the conversion cycle ends after 16 SCLK falling edges. |
| 6 | CS | input | Active-low chip select that initiates conversions and frames the serial data transfer. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Si Change |
| Package | SOT-23-6 |
| Category | Data Acquisition |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Integral linearity | -1.5 | 1.5 | LSB | 2 | |||
| Differential linearity | -1.5 | 1.5 | LSB | 2 | |||
| fSAMPLE Throughput rate | fSAMPLE | 200 | 240 | 280 | KSPS | fSCLK = 3.4 MHz, 1.5 V VDD 3.0 V | 2 |
| fSAMPLE Throughput rate | fSAMPLE | 1000 | 1200 | 1400 | KSPS | fSCLK = 16.6 MHz, 3.0 V VDD 4.5 V | 2 |
| SNR | SNR | 71.25 | dB | fIN = 30 kHz, 1.5 V VDD < 4.5 V | 2 | ||
| THD | THD | -84 | dB | fIN = 30 kHz, 1.5 V VDD < 4.5 V | 2 | ||
| Supply current, normal operation | IDD | 130 | 190 | μA | fSAMPLE = 200 KSPS, fSCLK = 3.4 MHz, VDD = 3.3 V | 2 | |
| Supply current, normal operation | IDD | 90 | 140 | μA | fSAMPLE = 200 KSPS, fSCLK = 3.4 MHz, VDD = 2.5 V | 2 | |
| Supply current, normal operation | IDD | 60 | 85 | μA | fSAMPLE = 200 KSPS, fSCLK = 3.4 MHz, VDD = 1.8 V | 2 | |
| Supply current, normal operation | IDD | 75 | 95 | μA | fSAMPLE = 100 KSPS, fSCLK = 3.4 MHz, VDD = 3.3 V | 2 | |
| Supply current, normal operation | IDD | 45 | 70 | μA | fSAMPLE = 100 KSPS, fSCLK = 3.4 MHz, VDD = 2.5 V | 2 | |
| Supply current, normal operation | IDD | 30 | 40 | μA | fSAMPLE = 100 KSPS, fSCLK = 3.4 MHz, VDD = 1.8 V | 2 | |
| Supply current, normal operation | IDD | 81 | 115 | μA | fSAMPLE = 100 KSPS, fSCLK = 1.7 MHz, VDD = 3.3 V | 2 | |
| Supply current, normal operation | IDD | 60 | 82 | μA | fSAMPLE = 100 KSPS, fSCLK = 1.7 MHz, VDD = 2.5 V | 2 | |
| Supply current, normal operation | IDD | 43 | 51 | μA | fSAMPLE = 100 KSPS, fSCLK = 1.7 MHz, VDD = 1.8 V | 2 | |
| Supply current, normal operation | IDD | 48 | 60 | μA | fSAMPLE = 50 KSPS, fSCLK = 1.7 MHz, VDD = 3.3 V | 2 | |
| Supply current, normal operation | IDD | 38 | 42 | μA | fSAMPLE = 50 KSPS, fSCLK = 1.7 MHz, VDD = 2.5 V | 2 | |
| Supply current, normal operation | IDD | 23 | 26 | μA | fSAMPLE = 50 KSPS, fSCLK = 1.7 MHz, VDD = 1.8 V | 2 | |
| Power dissipation, normal operation | 0.26 | 0.32 | mW | fSAMPLE = 100 KSPS, fSCLK = 3.4 MHz, VDD = 3.3 V | 2 | ||
| Power dissipation, normal operation | 0.11 | 0.17 | mW | fSAMPLE = 100 KSPS, fSCLK = 3.4 MHz, VDD = 2.5 V | 2 | ||
| Power dissipation, normal operation | 0.04 | mW | fSAMPLE = 50 KSPS, fSCLK = 1.7 MHz, VDD = 1.8 V | 2 | |||
| Supply voltage range (specified for VDD) | VDD | 1.5 | 4.5 | V | 1 |
CAD (KiCad official)
- Symbol:
XC7466 - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
xc7466-etched.step/xc7466-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);xc7466.step/xc7466.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Si Change datasheet (5 pp, sha256
bded34fc9ad35ada, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).