main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers xc6131a161mr-g: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g-etched.glb Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g-etched.step xc6131a161mr-g: factory component page (tier=lcsc) · Ray 9d ago
xc6131a161mr-g-hero.glb xc6131a161mr-g: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
xc6131a161mr-g-hero.overlay.json Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g.glb Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g.kicad_mod Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g.kicad_sym Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g.lbr Publish 0.1.0 · Ray 9d ago
xc6131a161mr-g.step Publish 0.1.0 · Ray 9d ago

XC6131A161MR-G

Torex Semicon · Supervisor And Reset ICs · SOT-23-6

XC6131A161MR-G from Torex Semicon, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 WD input Watchdog input: an L→H pulse must arrive within the watchdog timeout time (tWD) or RESETB enters the detect state; pulse width is at least 100 ns, VWDH is VIN×0.7 to 6 V, VWDL is 0 to VIN×0.3 V, and the pin is internally pulled down to VSS (550 kΩ typ).
2 EN input Watchdog ON/OFF control for the XC6131A: setting EN to L turns off only the watchdog function while voltage detection continues; EN high is 1.3 V to VIN, EN low is 0 to 0.45 V, and the pin is internally pulled up to VIN (800 kΩ typ) so it can be left open.
3 VIN power_in Power input with an operating voltage of 1.5 V to 6.0 V; this pin is also monitored against the detect voltage (1.6 V to 5.0 V) and must stay within the absolute maximum of -0.3 V to 7.0 V.
4 RESETB output Reset output with an N-channel open-drain driver, absolute maximum 7.0 V and 30 mA output current; it goes low when VIN falls below the detect voltage or on watchdog timeout, and requires an external pull-up resistor.
5 VSS power_in Ground pin; all voltages in the datasheet are referenced to this pin.
6 Cd passive Adjustable pin for the external capacitor that sets release delay and watchdog timeout (tWD = Cd×10^6 ms with Cd in farads, e.g. 100 ms at 0.1 µF); absolute maximum Cd current is 10 mA and voltage is VIN+0.3 V or 7.0 V, and a capacitor is required for stable watchdog operation.

Key specifications

Parameter Value
Manufacturer Torex Semicon
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Voltage VIN 1.5 6 V 9
Detect Voltage Accuracy (SOT-26) VDFL -1 1 % SOT-26 (product code 1), detect voltage 1.6V 4
Temperature Characteristics ΔVDFL/(ΔTopr・VDFL) -50 50 ppm /℃ -40℃≦Topr≦125℃ 9
Supply Current ISS 8.1 12.1 μA Ta=25℃, VIN=VDF(T)×0.9 9
Supply Current (EN=L) ISS 2.5 3.5 μA Ta=25℃, VIN=VDF(T)×1.1, EN=L 9
Supply Current (EN=H) ISS 9.8 12.6 μA Ta=25℃, VIN=VDF(T)×1.1, EN=H 9
Supply Current ISS 8.1 14 μA -40℃≦Ta≦125℃ (design value), VIN=VDF(T)×0.9 9
Supply Current (EN=L) ISS 2.5 5 μA -40℃≦Ta≦125℃ (design value), VIN=VDF(T)×1.1, EN=L 9
Supply Current (EN=H) ISS 9.8 13.6 μA -40℃≦Ta≦125℃ (design value), VIN=VDF(T)×1.1, EN=H 9
Output Current N-ch IRBOUT 2.6 3.5 mA Ta=25℃, VRESETB=0.3V, VIN=1.5V 9
Output Current N-ch IRBOUT 1.4 3.5 mA -40℃≦Ta≦125℃ (design value), VRESETB=0.3V, VIN=1.5V 9
Cd Pin Sink Current Icd 530 770 Ta=25℃, VIN=1.5V, VCd=0.7V 9
Cd Pin Sink Current Icd 295 770 -40℃≦Ta≦125℃ (design value), VIN=1.5V, VCd=0.7V 9
Release Delay Time1 tDR1 8.5 10 11.5 ms Ta=25℃, VIN=1.5V→VDF(T)×1.1, Cd=0.01μF 9
Release Delay Time1 tDR1 7 10 12 ms -40℃≦Ta≦125℃ (design value), VIN=1.5V→VDF(T)×1.1, Cd=0.01μF 9
Release Delay Time2 tDR2 0.85 1 1.15 ms Ta=25℃, VIN=VDF(T)×1.1, Cd=0.01μF 9
Release Delay Time2 tDR2 0.7 1 1.2 ms -40℃≦Ta≦125℃ (design value), VIN=VDF(T)×1.1, Cd=0.01μF 9
Watchdog Timeout Period tWD 8.5 10 11.5 ms Ta=25℃, VIN=VDF(T)×1.1, Cd=0.01μF, WD=VSS 9
Watchdog Timeout Period tWD 7 10 12 ms -40℃≦Ta≦125℃ (design value), VIN=VDF(T)×1.1, Cd=0.01μF, WD=VSS 9
Detect Delay Time tDF 10 50 μs Ta=25℃, VIN=VDF(T)×1.1→1.5, Cd=0.01μF 9
Detect Delay Time tDF 10 100 μs -40℃≦Ta≦125℃ (design value), VIN=VDF(T)×1.1→1.5, Cd=0.01μF 9
Watchdog Pulse Width tWDIN 100 ns Ta=25℃, VIN=6.0V, Cd=0.01μF 9
Watchdog High Level Voltage VWDH 6 V VDF(T)×1.1≦VIN≦6.0V, Cd=0.01uF 9
Watchdog Low Level Voltage VWDL 0 V VDF(T)×1.1≦VIN≦6.0V, Cd=0.01uF 9
Watchdog Pull-down Resistance RWD 280 550 1100 kΩ Ta=25℃, VWD=6.0V 9
Watchdog Pull-down Resistance RWD 220 550 1350 kΩ -40℃≦Ta≦125℃ (design value), VWD=6.0V 9
EN High Level Voltage VENH 1.3 V VDF(T)×1.1≦VIN≦6.0V 9
EN Low Level Voltage VENL 0 0.45 V 9
EN Pull-up Resistance REN 300 800 1200 kΩ Ta=25℃, VIN=6.0V, VEN=0V 9
EN Pull-up Resistance REN 230 800 1420 kΩ -40℃≦Ta≦125℃ (design value), VIN=6.0V, VEN=0V 9
Input Voltage (absolute maximum) VIN -0.3 7 V All voltages referenced to VSS 7
WD Input Voltage VWD -0.3 7 V All voltages referenced to VSS 7
EN/ENB Input Voltage VEN/VENB -0.3 7 V All voltages referenced to VSS 7
Cd Pin Voltage VCd -0.3 V Max is VIN+0.3V or 7.0V, whichever is lower 7
Output Voltage VRESETB -0.3 7 V All voltages referenced to VSS 7
Cd Pin Current ICd 10 mA 7
Output Current IOUT 30 mA 7
Power Dissipation (SOT-26) Pd 250 mW Ta=25℃, SOT-26 (standard value; 600 mW on 40mm x 40mm board is PCB-mounted reference) 7
Operating Ambient Temperature Topr -40 125 ℃ 7
Storage Temperature Tstg -55 125 ℃ 7
Current Consumption (Cd/ILeak) ILeak 0.01 0.1 μA Ta=25℃, VIN=6.0V, VRESETB=6.0V 9
Leakage Current ILeak 0.01 μA -40℃≦Ta≦125℃ (design value), VIN=6.0V, VRESETB=6.0V 9

CAD (KiCad official)

  • Symbol: XC6131A161MR-G
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: xc6131a161mr-g-etched.step / xc6131a161mr-g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xc6131a161mr-g.step / xc6131a161mr-g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Torex Semicon datasheet (29 pp, sha256 7f5722bac221bdfe, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF