Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

XC121S051

Si Change · Analog To Digital Converters (ADC) · SOT-23-6

XC121S051 from Si Change, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VA power_in Power supply input; the VA range is 3.3 V to 5.25 V.
2 GND power_in Ground for the power supply; all analog and digital signals are referenced to this pin.
3 VIN power_in Analog input that can range from 0 V to VA.
4 SCLK input Digital clock input that directly controls the conversion and readout processes.
5 SDATA output Digital data output; samples are clocked out on the falling edges of SCLK, and the pin returns to three-state mode after each transfer.
6 CS input Chip select; a conversion starts on the falling edge of CS, and CS going high before the 10th SCLK falling edge powers the device down and stops the conversion.

Key specifications

Parameter Value
Manufacturer Si Change
Package SOT-23-6
Category Data Acquisition
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Integral linearity -1 1 LSB 2
Differential linearity -1 1 LSB 2
Throughput rate fSAMPLE 200 500 KSPS fSCLK = 10 MHz, 3.3 V ≤ VDD ≤ 5.25 V 2
Supply current, normal operation (fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 3.3 V) IDD 0.52 0.55 mA Digital inputs = 0 V or VDD 2
Supply current, normal operation (fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 5 V) IDD 0.85 0.92 mA Digital inputs = 0 V or VDD 2
Supply current, normal operation (fSAMPLE = 250 KSPS, fSCLK = 5 MHz, VDD = 3.3 V) IDD 0.35 0.38 mA Digital inputs = 0 V or VDD 2
Supply current, normal operation (fSAMPLE = 250 KSPS, fSCLK = 5 MHz, VDD = 5 V) IDD 0.55 0.65 mA Digital inputs = 0 V or VDD 2
Power dissipation, normal operation (fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 3.3 V) 1.72 1.81 mW fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 3.3 V 2
Power dissipation, normal operation (fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 5 V) 4.25 4.6 mW fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 5 V 2
Signal-to-noise ratio SNR 72.5 dB fIN = 100 kHz, 3.3 V ≤ VDD ≤ 5.25 V 2
Total harmonic distortion THD -83.5 dB fIN = 100 kHz, 3.3 V ≤ VDD ≤ 5.25 V 2
Supply voltage (VA) VA 3.3 5.25 V Single power supply range 1
Operating temperature range -40 85 °C 1

CAD (KiCad official)

  • Symbol: XC121S051
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: xc121s051-etched.step / xc121s051-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xc121s051.step / xc121s051.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Si Change datasheet (5 pp, sha256 88895db9f2652c79, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF