component

XA213-G4J

Public Made by Adom

by adom

XINLUDA RF Switches, SOT-363. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.

componentrf and wirelessxa213-g4jfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers xa213-g4j: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
xa213-g4j-etched.glb Publish 0.1.0 · Ray 7d ago
xa213-g4j-etched.step xa213-g4j: factory component page (tier=lcsc) · Ray 7d ago
xa213-g4j-hero.glb xa213-g4j: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
xa213-g4j-hero.overlay.json Publish 0.1.0 · Ray 7d ago
xa213-g4j.glb Publish 0.1.0 · Ray 7d ago
xa213-g4j.kicad_mod Publish 0.1.0 · Ray 7d ago
xa213-g4j.kicad_sym Publish 0.1.0 · Ray 7d ago
xa213-g4j.lbr Publish 0.1.0 · Ray 7d ago
xa213-g4j.step Publish 0.1.0 · Ray 7d ago

XA213-G4J

XINLUDA · RF Switches · SOT-363

XA213-G4J from XINLUDA, in a SOT-363. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 J2 passive RF port 2 (throw); external DC blocking capacitor CBL required (100 pF for f > 500 MHz); connected to J1 when V1=VHIGH, V2=0; RF input power max 2 W (f > 500 MHz) / 500 mW (f < 500 MHz).
2 GND power_in Ground reference for the IC and control circuitry.
3 J3 passive RF port 3 (throw); external DC blocking capacitor CBL required (100 pF for f > 500 MHz); connected to J1 when V1=0, V2=VHIGH; RF input power max 2 W (f > 500 MHz) / 500 mW (f < 500 MHz).
4 V2 input Control voltage 2; VLOW = 0 to 0.2 V at 20 µA max., VHIGH = 1.8 V at 100 µA max. to 5 V at 200 mA max.; controls isolation/insertion on J3 path.
5 J1 passive Common RF port (single-pole); external DC blocking capacitor CBL required (100 pF for f > 500 MHz); insertion loss 0.3 dB typ (0.1-1 GHz), 0.4 dB typ (1-2 GHz), 0.5 dB typ (2-3 GHz); IP3 = 40 dBm typ at 0.5-3 GHz.
6 V1 input Control voltage 1; VLOW = 0 to 0.2 V at 20 µA max., VHIGH = 1.8 V at 100 µA max. to 5 V at 200 mA max.; controls isolation/insertion on J2 path.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package SOT-363
Category RF And Wireless
Pins 6

CAD (KiCad official)

  • Symbol: XA213-G4J
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SOT-363 (KiCad packages3D, STEP)
  • 3D model files: xa213-g4j-etched.step / xa213-g4j-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); xa213-g4j.step / xa213-g4j.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (5 pp, sha256 0abaa5c92ff65c84, retrieved 2026-10-22, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF