component

WST3052

Public Made by Adom

by adom

Winsok Semicon MOSFETs, SOT-323. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorswst3052factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 29d ago
viewers wst3052: viewers · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json wst3052: specified limits as data (metadata.characteristics, 29 rows from the datasheet) · Ray 24d ago
README.md wst3052: specified limits as data (metadata.characteristics, 29 rows from the datasheet) · Ray 24d ago
wst3052-etched.glb wst3052: factory component page (tier=lcsc) · Ray 29d ago
wst3052-etched.step wst3052: factory component page (tier=lcsc) · Ray 29d ago
wst3052-hero.glb wst3052: hero GLB from the etched model (keeps the MPN mark) · Ray 29d ago
wst3052-hero.overlay.json Publish 0.1.0 · Ray 29d ago
wst3052.glb Publish 0.1.0 · Ray 29d ago
wst3052.kicad_mod Publish 0.1.0 · Ray 29d ago
wst3052.kicad_sym Publish 0.1.0 · Ray 29d ago
wst3052.lbr Publish 0.1.0 · Ray 29d ago
wst3052.step Publish 0.1.0 · Ray 29d ago

WST3052

Winsok Semicon · MOSFETs · SOT-323

WST3052 from Winsok Semicon, in a SOT-323. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; controls the channel, with VGS rated ±12 V maximum and threshold VGS(th) of 0.5 V min to 1.0 V max at 250 uA.
2 S passive Source; carries up to 2.5 A continuous current (13 A pulsed) and is the reference for the body diode.
3 D passive Drain; rated for VDS up to 30 V and 2.5 A continuous current (13 A pulsed).

Key specifications

Parameter Value
Manufacturer Winsok Semicon
Package SOT-323
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 30 V 1
Gate-Source Voltage VGS -12 12 V 1
Continuous Drain Current ID@Tc=25℃ 2.5 A Tc=25℃, VGS @ 10V 1
Continuous Drain Current ID@Tc=70℃ 2 A Tc=70℃, VGS @ 10V 1
Pulsed Drain Current IDM 13 A 1
Total Power Dissipation PD@TA=25℃ 0.7 W TA=25℃ 1
Total Power Dissipation PD@TA=70℃ 0.45 W TA=70℃ 1
Storage Temperature Range TSTG -55 150 ℃ 1
Operating Junction Temperature Range TJ -55 150 ℃ 1
Thermal Resistance Junction-ambient RθJA 180 ℃/W note 1: surface mounted on 1 inch² FR-4 board, 2OZ copper 1
Thermal Resistance Junction-Ambient (t ≤10s) RθJA 120 ℃/W t ≤10s, note 1 1
Thermal Resistance Junction-Case RθJC 100 ℃/W note 1 1
Drain-Source Breakdown Voltage BVDSS 30 V VGS=0V, ID=250uA 2
Static Drain-Source On-Resistance RDS(ON) 50 60 mΩ VGS=4.5V, ID=2.5A 2
Gate Threshold Voltage VGS(th) 0.5 0.7 1 V VGS=VDS, ID=250uA 2
Drain-Source Leakage Current IDSS 1 uA VDS=24V, VGS=0V, TJ=25℃ 2
Drain-Source Leakage Current IDSS 30 uA VDS=24V, VGS=0V, TJ=55℃ 2
Gate-Source Leakage Current IGSS -100 100 nA VGS=±20V, VDS=0V 2
Gate Resistance Rg 2.5 5 Ω VDS=0V, VGS=0V, f=1MHz 2
Total Gate Charge (4.5V) Qg 4 8.4 nC VDS=10V, VGS=4.5V, ID=1A 2
Gate-Source Charge Qgs 0.3 3.5 nC VDS=10V, VGS=4.5V, ID=1A 2
Gate-Drain Charge Qgd 1.5 2.9 nC VDS=10V, VGS=4.5V, ID=1A 2
Turn-On Delay Time Td(on) 3.5 5.2 ns VDD=10V, VGS=10V, RG=6Ω, ID=1A, RL=10Ω 2
Rise Time Tr 13.3 21 ns VDD=10V, VGS=10V, RG=6Ω, ID=1A, RL=10Ω 2
Turn-Off Delay Time Td(off) 13.2 20 ns VDD=10V, VGS=10V, RG=6Ω, ID=1A, RL=10Ω 2
Fall Time Tf 2 5 ns VDD=10V, VGS=10V, RG=6Ω, ID=1A, RL=10Ω 2
Continuous Source Current IS 2.5 A VG=VD=0V, Force Current 2
Pulsed Source Current ISM 13 A 2
Diode Forward Voltage VSD 1 V VGS=0V, IS=1A, TJ=25℃ 2

CAD (KiCad official)

  • Symbol: WST3052
  • Footprint: Package_TO_SOT_SMD:SOT-323_SC-70
  • 3D model: SOT-323 (KiCad packages3D, STEP)
  • 3D model files: wst3052-etched.step / wst3052-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wst3052.step / wst3052.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Winsok Semicon datasheet (7 pp, sha256 55a0e8db873a9ad7, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF