main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers wsp4067c: viewers · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
wsp4067c-etched.glb Publish 0.1.0 · Ray 8d ago
wsp4067c-etched.step wsp4067c: factory component page (tier=lcsc) · Ray 8d ago
wsp4067c-hero.glb wsp4067c: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
wsp4067c-hero.overlay.json Publish 0.1.0 · Ray 8d ago
wsp4067c.glb Publish 0.1.0 · Ray 8d ago
wsp4067c.kicad_mod Publish 0.1.0 · Ray 8d ago
wsp4067c.kicad_sym Publish 0.1.0 · Ray 8d ago
wsp4067c.lbr Publish 0.1.0 · Ray 8d ago
wsp4067c.step Publish 0.1.0 · Ray 8d ago

WSP4067C

Winsok Semicon · MOSFETs · SOP-8

WSP4067C from Winsok Semicon, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of the N-channel MOSFET (channel 1, 40V, 5.8A continuous at TA=25C).
2 G1 input Gate of the N-channel MOSFET (channel 1), VGS rated ±20V with threshold 1.0 to 2.5V.
3 S2 passive Source of the P-channel MOSFET (channel 2, -40V, -5.3A continuous at TA=25C).
4 G2 input Gate of the P-channel MOSFET (channel 2), VGS rated ±20V with threshold -1.0 to -2.5V.
5 D2 passive Drain of the P-channel MOSFET (channel 2), VDS rated -40V.
6 D2 passive Drain of the P-channel MOSFET (channel 2), VDS rated -40V, tied to pin 5.
7 D1 passive Drain of the N-channel MOSFET (channel 1), VDS rated 40V.
8 D1 passive Drain of the N-channel MOSFET (channel 1), VDS rated 40V, tied to pin 7.

Key specifications

Parameter Value
Manufacturer Winsok Semicon
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
N-ch Drain-Source Voltage VDS 40 V 1
P-ch Drain-Source Voltage VDS -40 V 1
N-ch Gate-Source Voltage VGS -20 20 V 1
P-ch Gate-Source Voltage VGS -20 20 V 1
N-ch Continuous Drain Current ID@TA=25℃ 5.8 A VGS @ 10V 1
P-ch Continuous Drain Current ID@TA=25℃ -5.3 A VGS @ 10V 1
N-ch Continuous Drain Current ID@TA=70℃ 4.5 A VGS @ 10V 1
P-ch Continuous Drain Current ID@TA=70℃ -4.1 A VGS @ 10V 1
N-ch Pulsed Drain Current IDM 23 A 1
P-ch Pulsed Drain Current IDM -18 A 1
N-ch Single Pulse Avalanche Energy EAS 16 mJ 1
P-ch Single Pulse Avalanche Energy EAS 35 mJ 1
N-ch Avalanche Current IAS 6.8 A 1
P-ch Avalanche Current IAS -6.6 A 1
N-ch Total Power Dissipation PD@TA=25℃ 1.67 W TA=25℃ 1
P-ch Total Power Dissipation PD@TA=25℃ 1.67 W TA=25℃ 1
Storage Temperature Range (N and P) TSTG -55 150 ℃ 1
Operating Junction Temperature Range (N and P) TJ 150 ℃ 1
Thermal Resistance Junction-Ambient RθJA 75 ℃/W Note 1: 1 inch2 FR-4 board, 2OZ copper, t<10sec 1
Thermal Resistance Junction-Case RθJC 55 ℃/W Note 1: 1 inch2 FR-4 board, 2OZ copper, t<10sec 1
N-ch Drain-Source Breakdown Voltage BVDSS 40 V VGS=0V , ID=250uA 2
N-ch Static Drain-Source On-Resistance RDS(ON) 30 37 mΩ VGS=10V , ID=4A 2
N-ch Static Drain-Source On-Resistance RDS(ON) 40 50 mΩ VGS=4.5V , ID=3A 2
N-ch Gate Threshold Voltage VGS(th) 1 1.5 2.5 V 2
N-ch Drain-Source Leakage Current IDSS 1 uA VDS=32V , VGS=0V , TJ=85℃ 2
N-ch Drain-Source Leakage Current IDSS 30 uA VDS=32V , VGS=0V , TJ=85℃ 2
N-ch Gate-Source Leakage Current IGSS -100 100 nA VGS=±20V , VDS=0V 2
N-ch Single Pulse Avalanche Energy (guaranteed) EAS 12 mJ VDD=20V , L=0.5mH , IAS=6.8A 2
N-ch Continuous Source Current IS 5.8 A 2
N-ch Pulsed Source Current ISM 23 A VG=VD=0V , Force Current 2
N-ch Diode Forward Voltage VSD 1.1 V VGS=0V , IS=3A,TJ=25℃ 2
P-ch Drain-Source Breakdown Voltage BVDSS -40 V VGS=0V , ID=-250uA 3
P-ch Static Drain-Source On-Resistance RDS(ON) 62 75 mΩ VGS=-10V , ID=-5.5A 3
P-ch Static Drain-Source On-Resistance RDS(ON) 81 100 mΩ VGS=-4.5V , ID=-3.5A 3
P-ch Gate Threshold Voltage VGS(th) -1 -1.5 -2.5 V 3
P-ch Drain-Source Leakage Current IDSS -1 uA VDS=-32V , VGS=0V , TJ=85℃ 3
P-ch Drain-Source Leakage Current IDSS -30 uA VDS=-32V , VGS=0V , TJ=85℃ 3
P-ch Gate-Source Leakage Current IGSS -100 100 nA VGS=±20V , VDS=0V 3
P-ch Single Pulse Avalanche Energy (guaranteed) EAS 12 mJ VDD=-25V , L=0.5mH , IAS=-6.6A 3
P-ch Continuous Source Current IS -5.3 A 3
P-ch Pulsed Source Current ISM -18 A VG=VD=0V , Force Current 3
P-ch Diode Forward Voltage VSD -1.1 V VGS=0V , IS=-1A , TJ=25℃ 3

CAD (KiCad official)

  • Symbol: WSP4067C
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: wsp4067c-etched.step / wsp4067c-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wsp4067c.step / wsp4067c.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Winsok Semicon datasheet (8 pp, sha256 526e4dc8d9dba495, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF