component

WSD2068

Public Made by Adom

by adom

Winsok Semicon MOSFETs, DFN-6-EP(2x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorswsd2068factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers wsd2068: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
wsd2068-etched.glb Publish 0.1.0 · Ray 16d ago
wsd2068-etched.step wsd2068: factory component page (tier=lcsc) · Ray 16d ago
wsd2068-hero.glb wsd2068: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
wsd2068-hero.overlay.json Publish 0.1.0 · Ray 16d ago
wsd2068.glb Publish 0.1.0 · Ray 16d ago
wsd2068.kicad_mod Publish 0.1.0 · Ray 16d ago
wsd2068.kicad_sym Publish 0.1.0 · Ray 16d ago
wsd2068.lbr Publish 0.1.0 · Ray 16d ago
wsd2068.step Publish 0.1.0 · Ray 16d ago

WSD2068

Winsok Semicon · MOSFETs · DFN-6-EP(2x3)

WSD2068 from Winsok Semicon, in a DFN-6-EP(2x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source terminal of MOSFET 1; the datasheet ties pins 1 and 2 together as S1.
2 S1 passive Source terminal of MOSFET 1; the datasheet ties pins 1 and 2 together as S1.
3 G1 input Gate terminal of one of the two MOSFETs; the datasheet pin diagram does not clearly state whether pin 3 is G1 or G2.
4 G2 input Gate terminal of the other MOSFET; the datasheet pin diagram does not clearly state whether pin 4 is G1 or G2.
5 S2 passive Source terminal of MOSFET 2; the datasheet ties pins 5 and 6 together as S2.
6 S2 passive Source terminal of MOSFET 2; the datasheet ties pins 5 and 6 together as S2.
7 D passive Common drain connection for both MOSFETs, shown as pin 7 (the exposed pad position in the 2x3 DFN package).

Key specifications

Parameter Value
Manufacturer Winsok Semicon
Package DFN-6-EP(2x3)
Category Transistors/Thyristors
Pins 7

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 20 V 1
Gate-Source Voltage VGS -12 12 V 1
Continuous Drain Current ID 7.5 A TA=25℃, VGS @ 4.5V 1
Continuous Drain Current ID 6.5 A TA=70℃, VGS @ 4.5V 1
Pulsed Drain Current IDM 30 A 1
Total Power Dissipation PD 1.5 W TA=25℃ 1
Total Power Dissipation PD 1 W TA=70℃ 1
Storage Temperature Range TSTG -55 150 ℃ 1
Operating Junction Temperature Range TJ -55 150 ℃ 1
Thermal Resistance Junction-ambient (Steady State) RθJA 120 ℃/W Steady State 1
Thermal Resistance Junction-ambient (t<10S) RθJA 83 ℃/W t<10S 1
Drain-Source Breakdown Voltage BVDSS 20 V VGS=0V , ID=250uA 2
Gate Threshold Voltage VGS(th) 0.3 0.7 1 V VGS=VDS , ID =250uA 2
Drain-Source Leakage Current IDSS 1 μA VDS=16V , VGS=0V , TJ=25℃ 2
Drain-Source Leakage Current IDSS 5 μA VDS=16V , VGS=0V , TJ=55℃ 2
Gate-Source Leakage Current IGSS -10 10 μA VGS=±12V , VDS=0V 2
Total Gate Charge (4.5V) Qg 15 20 nC VDS=10V , VGS=4.5V , ID=5A 2
Input Capacitance Ciss 1219 1350 pF VDS=10V , VGS=0V , f=1MHz 2
Continuous Source Current IS 5 A VG=VD=0V , Force Current 2
Pulsed Source Current ISM 15 A 2
Diode Forward Voltage VSD 0.76 1.3 V VGS=0V , IS=1A , TJ=25℃ 2

CAD (KiCad official)

  • Symbol: WSD2068
  • Footprint: Package_DFN_QFN:DFN-6-1EP_3x2mm_P0.5mm_EP1.65x1.35mm
  • 3D model: DFN-6-EP(2x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: wsd2068-etched.step / wsd2068-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wsd2068.step / wsd2068.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Winsok Semicon datasheet (6 pp, sha256 852397ebf9832612, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF