component

WS3085N

Public Made by Adom

by adom

GEC RS-485 / RS-422 ICs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacews3085nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers ws3085n: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
ws3085n-etched.glb Publish 0.1.0 · Ray 17d ago
ws3085n-etched.step ws3085n: factory component page (tier=lcsc) · Ray 17d ago
ws3085n-hero.glb ws3085n: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
ws3085n-hero.overlay.json Publish 0.1.0 · Ray 17d ago
ws3085n.glb Publish 0.1.0 · Ray 17d ago
ws3085n.kicad_mod Publish 0.1.0 · Ray 17d ago
ws3085n.kicad_sym Publish 0.1.0 · Ray 17d ago
ws3085n.lbr Publish 0.1.0 · Ray 17d ago
ws3085n.step Publish 0.1.0 · Ray 17d ago

WS3085N

GEC · RS-485 / RS-422 ICs · SOP-8

WS3085N from GEC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output, enabled when RE is low: after polarity detection, RO is high if V(A)-V(B) > 100 mV and low if V(A)-V(B) < -100 mV.
2 RE input Receiver output enable, active low: RO is valid when RE is low and the receiver is disabled when RE is high; with RE high and DE low the chip enters low-power shutdown.
3 DE input Driver output enable, active high: driver is enabled when DE is high and disabled to a high-impedance output when DE is low; with RE high and DE low the chip enters shutdown.
4 DI input Driver input: DI low forces the non-inverting output low and the inverting output high, and DI high forces the non-inverting output high and the inverting output low.
5 GND power_in Ground reference for the device.
6 X1 bidirectional Bus interface pin that is determined as either the A or B port from bus state (X1 and X2 are one A and one B), and defaults to the A port at power-up.
7 X2 bidirectional Bus interface pin that is determined as either the A or B port from bus state (X1 and X2 are one A and one B), and defaults to the B port at power-up.
8 Vcc power_in Positive supply, recommended 5 V within 4.75 V to 5.25 V; bypass VCC to GND with a 0.1 µF capacitor.

Key specifications

Parameter Value
Manufacturer GEC
Package SOP-8
Category Interface
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Differential driver output (no load) VOD1 5 伏 图 1，（注 1） 2
Differential driver output RS-422 VOD2 2 伏 图 1,R=50Ω(RS-422) 2
Differential driver output RS-485 VOD2 1.5 伏 图 1,R=27Ω(RS-485) 2
Differential output amplitude change ∆VOD 0.2 伏 图 1,R =50ΩorR=27Ω 2
Driver output common-mode voltage VOC 1 3 伏 图 1,R=50ΩorR=27Ω 2
Driver output common-mode voltage change ∆VOC 0.2 伏 图 1,R=50ΩorR=27Ω 2
Input high voltage VIH1 2 伏 DE, DI, RE 2
Input low voltage VIL1 0.8 伏 DE, DI, RE 2
DI input hysteresis VHYS 100 毫伏 2
Input current DE, DI, RE IIN1 -2 2 微安 2
Input current X1 and X2 (positive) IIN4 125 微安 DE = GND, VCC=GND or 5.25V, VIN=12V 2
Input current X1 and X2 (negative) IIN4 -75 微安 DE = GND, VCC=GND or 5.25V, VIN=-7V 2
Driver output short-circuit current IOD1 -100 毫安 -7V≤VOUT≤VCC 2
Driver output short-circuit current IOD1 100 毫安 0V≤VOUT≤12V 2
Driver output short-circuit current IOD1 -25 25 毫安 0V≤VOUT≤VCC 2
Receiver differential input threshold voltage VTH -100 100 毫伏 -7V≤VCM≤+12V 2
Receiver differential input threshold hysteresis ∆VTH 60 毫伏 2
Receiver output high voltage VOH 4 伏 IO=-4mA,VID=1V 2
Receiver output low voltage VOL 0.4 伏 IO=4mA,VID=-1V 2
Receiver output high-impedance leakage current IOZR -1 1 微安 0.4V≤VO≤2.4V 2
Receiver input resistance RIN 96 千欧姆 -7V≤VCM≤+12V 2
Receiver output short-circuit current (first value) IOSR -7 7 毫安 0V≤VRO≤VCC 3
Receiver output short-circuit current (second value) IOSR -95 95 毫安 0V≤VRO≤VCC 3
Static supply current, DE=VCC ICC 480 600 微安 No load, RE, DI = GND or Vcc, DE=VCC 3
Static supply current, DE=GND ICC 420 600 微安 No load, RE, DI = GND or Vcc, DE=GND 3
Shutdown current ISHDN 1.8 10 微安 DE GND, RE Vcc 3
ESD X1/X2 contact discharge (IEC 61000-4-2) -12 12 千伏 IEC 61000-4-2 contact discharge 3
ESD X1/X2 human body model -15 15 千伏 Human body model 3
ESD other pins human body model -4 4 千伏 Human body model 3
Adaptive polarity determination time Ta 65 毫秒 DE=0，RE=0，RO=0 3
Driver input to output delay (low to high) tDPLH 250 720 1000 纳秒 图 3 和 5, RDIFF=54 欧姆，CL=54pF 3
Driver input to output delay (high to low) tDPHL 250 720 1000 纳秒 图 3 和 5, RDIFF=54 欧姆，CL=54pF 3
Driver differential output delay skew tDSKEW -100 -3 100 纳秒 图 3 和 5,RDIFF=54 欧姆，CL1=CL2=100pF 3
Driver rise and fall time tDR, tDF 400 700 1200 纳秒 图 3 和 5, RDIFF=54 欧姆，CL1=CL2=100pF 3
Maximum data rate fMAX 500 kbps 3
Driver enable to output high tDZH 2500 纳秒 图 4 和 6,CL=100pF,S2 关断 3
Driver enable to output low tDZL 2500 纳秒 图 4 和 6,CL=100pF,S1 关断 3
Driver output low to disable tDLZ 500 纳秒 图 4 和 6, CL=15pF,S1 关断 3
Driver output high to disable tDHZ 500 纳秒 图 4 和 6, CL=15pF,S2 关断 3
Receiver input to output delay (low to high) tRPLH 125 250 纳秒 图7和9；/VID/≥2.0V；VID上升下降时间小于15纳秒 3
Receiver input to output delay (high to low) tRPHL 125 250 纳秒 图7和9；/VID/≥2.0V；VID上升下降时间小于15纳秒 3
Receiver propagation delay skew / tRPLH - tRPHL / -50 10 50 纳秒 图7和9；/VID/≥2.0V；VID上升下降时间小于15纳秒 3
Receiver enable to output low tRZL 20 120 纳秒 图 2 和 8, CL= 100pF,S1 关断 3
Receiver enable to output high tRZH 20 120 纳秒 图 2 和 8, CL=100pF,S2 关断 3
Receiver output high to disable tRZL 20 120 纳秒 图 2 和 8, CL=100pF,S1 关断 3
Receiver output low to disable tRHZ 20 120 纳秒 图 2 和 8, CL=100pF,S2 关断 4
Chip shutdown time tSHDN 50 200 600 纳秒 注 4: RE=1, DE=0 4
Driver enable from shutdown to output high tDZH(SHDN) 4500 纳秒 图 4 和 6,CL=15pF,S2 关断 4
Driver enable from shutdown to output low tDZL(SHDN) 4500 纳秒 图 4 和 6,CL=15pF,S1 关断 4
Receiver enable from shutdown to output high tRZH(SHDN) 3500 纳秒 图 2 和 8,CL=100pF,S2 关断 4
Receiver enable from shutdown to output low tRZL(SHDN) 3500 纳秒 图 2 和 8,CL=100pF,S1 关断 4
Supply voltage VCC (maximum operating voltage) VCC 7 V 8
Logic pin voltage (DE, RE, DI, RO) -0.3 7 V 8
Bus pin voltage (A, B) -8 13 ℃ 8
Storage temperature TSTG -65 150 ℃ 8
Maximum junction temperature TJ 150 ℃ 8
ESD HBM ESD-HBM 2000 V 8
Recommended operating supply voltage VDD 4.75 5 5.25 V 8
Operating temperature TA -40 125 ℃ 8

CAD (KiCad official)

  • Symbol: WS3085N
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ws3085n-etched.step / ws3085n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ws3085n.step / ws3085n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GEC datasheet (11 pp, sha256 900ac1bb3eeb752b, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF