component
WR0332-30A30R
Public Made by Adomby adom
Wayon Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6h ago |
| viewers | 6h ago |
| package.json | 6h ago |
| page.json | 6h ago |
| README.md | 6h ago |
| wr0332-30a30r-etched.glb | 6h ago |
| wr0332-30a30r-etched.step | 6h ago |
| wr0332-30a30r-hero.glb | 6h ago |
| wr0332-30a30r-hero.overlay.json | 6h ago |
| wr0332-30a30r.glb | 6h ago |
| wr0332-30a30r.kicad_mod | 6h ago |
| wr0332-30a30r.kicad_sym | 6h ago |
| wr0332-30a30r.lbr | 6h ago |
| wr0332-30a30r.step | 6h ago |
WR0332-30A30R
Wayon · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-3
WR0332-30A30R from Wayon, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Common ground for the regulator; the datasheet gives no electrical limit for this pin. |
| 2 | OUT | power_out | Regulated output voltage that requires a low-ESR capacitor, typically 1µF, from OUT to ground for stability, placed as close to OUT and GND as possible; an internal 150Ω (typical) pull-down resistor discharges VOUT when the regulator is shut down. |
| 3 | IN | power_in | Input voltage supply, specified for 2.2 V to 5.5 V operation, to be bypassed to GND with a typical 1µF capacitor placed as close to the IN and GND pins as possible. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wayon |
| Package | SOT-23-3 |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output voltage accuracy (VOUT>1.5V, IOUT=1mA), lower/upper factor | VOUT | 0.98 | 1.02 | VOUT | VOUT>1.5V, IOUT=1mA | 5 | |
| Dropout voltage (VOUT=3.0V) | VDO | 240 | 360 | mV | VOUT=3.0V, IOUT=300mA | 5 | |
| Quiescent current | IQ | 60 | 80 | μA | VOUT=3.3V, IOUT=0mA | 5 | |
| Shut-down current | ISHDN | 0.1 | 1 | μA | VEN = 0V | 5 | |
| Line regulation | LNR | 0.05 | 0.1 | %/V | VOUT=3.3V, VIN=4.3~5.5V, IOUT=1mA | 5 | |
| Thermal shutdown threshold | TSD | 165 | ºC | 6 | |||
| Input voltage range (recommended) | VIN | 2.2 | 5.5 | V | 4 | ||
| EN input voltage range (recommended) | VEN | 0 | 5.5 | V | 4 | ||
| Nominal output voltage range (recommended) | VOUT | 1 | 3.3 | V | 4 | ||
| Output current (recommended) | IOUT | 0 | 300 | mA | 4 | ||
| Operating temperature range (recommended) | TA | -40 | 125 | °C | 4 | ||
| Input voltage range (absolute maximum) | VIN | -0.3 | 6 | V | 3 | ||
| EN input voltage range (absolute maximum) | VEN | -0.3 | 6 | V | 3 | ||
| Output voltage range (absolute maximum) | VOUT | -0.3 | 6 | V | 3 | ||
| Maximum output current (absolute maximum) | IOUT | 500 | mA | 3 | |||
| Power dissipation PD(MAX), SOT23-3 | PD(MAX) | 681 | mW | TA = 25ºC | 3 | ||
| Junction temperature | TJ | 150 | °C | 3 | |||
| Lead temperature range | TLEAD | 260 | °C | 3 | |||
| Storage temperature range | TSTG | -55 | 150 | °C | 3 | ||
| ESD susceptibility HBM | ESD HBM | -8000 | 8000 | V | HBM | 3 | |
| Thermal resistance junction-ambient, SOT23-3 | RθJA | 183.3 | °C/W | SOT23-3, 2cm x 2cm 2-layer FR4 PCB, 1 oz copper | 3 | ||
| Thermal resistance junction-board, SOT23-3 | RθJB | 148.1 | °C/W | SOT23-3, JEDEC JESD51-7 board | 3 | ||
| Thermal resistance junction-case (top), SOT23-3 | RθJC | 119.2 | °C/W | SOT23-3, JEDEC JESD51-7 board | 3 | ||
| Thermal resistance junction-case (bottom), SOT23-3 | RθJC | 31.75 | °C/W | SOT23-3, JEDEC JESD51-7 board | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | close as possible to their respective LDO pins. Connect the CIN and COUT grounds, with all LDO ground pins as close together as possible, through a wide copper surface. Using through-holes and long wi | 22 |
CAD (KiCad official)
- Symbol:
WR0332-30A30R - Footprint:
Package_TO_SOT_SMD:SOT-23-3 - 3D model: SOT-23-3 (KiCad packages3D, STEP)
- 3D model files:
wr0332-30a30r-etched.step/wr0332-30a30r-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);wr0332-30a30r.step/wr0332-30a30r.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Wayon datasheet (30 pp, sha256
115200abc938e7fe, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).