main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22d ago
viewers wr0332-12a50r: viewers · Ray 22d ago
package.json Publish 0.1.0 · Ray 22d ago
page.json Set visibility: public · Ray 22d ago
README.md Publish 0.1.0 · Ray 22d ago
wr0332-12a50r-etched.glb Publish 0.1.0 · Ray 22d ago
wr0332-12a50r-etched.step wr0332-12a50r: factory component page (tier=lcsc) · Ray 22d ago
wr0332-12a50r-hero.glb wr0332-12a50r: hero GLB from the etched model (keeps the MPN mark) · Ray 22d ago
wr0332-12a50r-hero.overlay.json Publish 0.1.0 · Ray 22d ago
wr0332-12a50r.glb Publish 0.1.0 · Ray 22d ago
wr0332-12a50r.kicad_mod Publish 0.1.0 · Ray 22d ago
wr0332-12a50r.kicad_sym Publish 0.1.0 · Ray 22d ago
wr0332-12a50r.lbr Publish 0.1.0 · Ray 22d ago
wr0332-12a50r.step Publish 0.1.0 · Ray 22d ago

WR0332-12A50R

Wayon · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

WR0332-12A50R from Wayon, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input voltage supply; bypass with a typical 1µF capacitor to GND and place the input capacitor as close to the IN and GND pins as possible.
2 GND power_in Common ground.
3 EN input Enable input, active high; EN includes a small pull-up current source of nominally 0.1µA.
4 NC unconnected Not connected (NC).
5 OUT power_out Regulated output voltage; requires a low-ESR capacitor, typically 1µF, from OUT to ground for stability, placed as close to the OUT and GND pins as possible, and an internal 150Ω (typical) pull-down resistor discharges VOUT when the regulator shuts down.

Key specifications

Parameter Value
Manufacturer Wayon
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage accuracy (VOUT ≤1.5V; lower/upper limit as multiple of VOUT) VOUT 0.97 1.03 x VOUT VOUT ≤1.5V, VIN=2.7V, IOUT=1mA 5
Output current limit ILIM 500 mA VEN=VIN 5
Maximum output current in the accuracy range IOUT 300 mA VEN=VIN 5
Short current ISHORT 150 mA VEN=VIN, VOUT Short to GND 5
Line regulation LNR 0.05 0.1 %/V VOUT=3.3V, VIN=4.3~5.5V, IOUT=1mA 5
Load regulation LDR 15 mV VOUT=3.3V, IOUT=1~300mA 5
Quiescent current IQ 60 80 µA VOUT=3.3V, IOUT=0mA 5
Shut-down current ISHDN 0.1 1 µA VEN = 0V 5
Power supply ripple rejection (1 kHz) PSRR 70 dB VIN=(VOUT+1V) DC+0.5VP-P, f=1kHz, IOUT=10mA, @VOUT=3.3V 5
Power supply ripple rejection (10 kHz) PSRR 55 dB VIN=(VOUT+1V) DC+0.5VP-P, f=10kHz, IOUT=10mA, @VOUT=3.3V 5
Output noise voltage VNO 140 µVRMS BW = 10Hz to 100kHz, VOUT = 3.3 V, IOUT = 10 mA, COUT=1μF 6
EN high voltage (enabled) VENH 1.2 V VIN=5.5V, IOUT=1mA 6
EN low voltage (disabled) VENL 0.4 V VIN=5.5V, IOUT=1mA 6
Thermal shutdown threshold TSD 165 ºC 6
Thermal shutdown hysteresis ΔTSD 30 ºC 6
Output discharge resistance RDIS 150 Ω VIN=4.0V, VEN=0V 6
Input voltage range -0.3 6 V 3
EN input voltage range -0.3 6 V 3
Output voltage range -0.3 6 V 3
Maximum output current 500 mA 3
Power dissipation PD(MAX) SOT23-5 PD(MAX) 1046 mW TA = 25ºC 3
Junction temperature 150 ºC 3
Lead temperature range 260 °C 3
Storage temperature range -55 150 °C 3
ESD susceptibility HBM -8000 8000 V HBM 3
Input voltage range 2.2 5.5 V 4
EN input voltage range 0 5.5 V 4
Nominal output voltage range 1 3.3 V 4
Output current 0 300 mA 4
Input capacitor 1 µF 4
Output capacitor 1 µF 4
Operating temperature range -40 125 °C 4
Thermal resistance junction-to-ambient RθJA RθJA 119.4 °C/W Note 2: 2cm x 2cm 2-layer FR4, 1 oz copper, no via holes on GND copper 3
Thermal resistance junction-to-board RθJB RθJB 89.1 °C/W Notes 2, 3 (JEDEC JESD51-7 board) 3
Thermal resistance junction-to-case top RθJC RθJC 48.9 °C/W Notes 2, 3 3
Thermal resistance junction-to-case bottom RθJC RθJC 26.36 °C/W Notes 2, 3 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper close as possible to their respective LDO pins. Connect the CIN and COUT grounds, with all LDO ground pins as close together as possible, through a wide copper surface. Using through-holes and long wi 22

CAD (KiCad official)

  • Symbol: WR0332-12A50R
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: wr0332-12a50r-etched.step / wr0332-12a50r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wr0332-12a50r.step / wr0332-12a50r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wayon datasheet (30 pp, sha256 115200abc938e7fe, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF