main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers wm8940cgefl: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier lcsc, 25 pins · Ray 1d ago
wm8940cgefl-etched.glb Publish 0.1.0 · Ray 1d ago
wm8940cgefl-etched.step wm8940cgefl: factory component page (tier=lcsc) · Ray 1d ago
wm8940cgefl-hero.glb wm8940cgefl: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
wm8940cgefl-hero.overlay.json Publish 0.1.0 · Ray 1d ago
wm8940cgefl.glb Publish 0.1.0 · Ray 1d ago
wm8940cgefl.kicad_mod Publish 0.1.0 · Ray 1d ago
wm8940cgefl.kicad_sym Publish 0.1.0 · Ray 1d ago
wm8940cgefl.lbr Publish 0.1.0 · Ray 1d ago
wm8940cgefl.step Publish 0.1.0 · Ray 1d ago

WM8940CGEFL

Cirrus Logic · Audio Interface ICs · QFN-24(4x4)

WM8940CGEFL from Cirrus Logic, in a QFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MICBIAS power_out Microphone bias output for electret microphones.
2 AVDD power_in Analogue supply, 2.5V to 3.6V, must be >= digital supply voltages.
3 AGND power_in Analogue ground; the QFN ground paddle is recommended to be connected to analogue ground.
4 DCVDD power_in Digital core supply, 1.71V to 3.6V, must be <= DBVDD.
5 DBVDD power_in Digital input/output buffer supply, 1.71V to 3.6V, must be >= DCVDD.
6 DGND power_in Digital ground, must be within 0.3V of analogue ground.
7 ADCDAT output ADC digital audio data output.
8 DACDAT input DAC digital audio data input.
9 FRAME bidirectional DAC and ADC sample rate clock or frame synch, input in slave mode and output in master mode.
10 BCLK bidirectional Digital audio port clock, input in slave mode and output in master mode.
11 MCLK input Master clock input.
12 CSB/GPIO bidirectional 3-wire control interface chip select or GPIO pin.
13 SCLK input 3-wire control interface clock input / 2-wire control interface clock input.
14 SDIN bidirectional 3-wire control interface data input / 2-wire control interface data input.
15 MODE/GPIO bidirectional Control interface mode selection (low = 2-wire, high or Hi-Z = 3-wire) or GPIO pin.
16 MONOOUT output Mono line output.
17 SPKOUTP output Speaker output positive.
18 SPKGND power_in Speaker ground.
19 SPKOUTN output Speaker output negative.
20 SPKVDD power_in Speaker supply, 2.5V to 3.6V, must be >= digital supply voltages.
21 AUX input Auxiliary analogue input.
22 VMID passive Decoupling for midrail reference voltage.
23 MICN input Microphone negative input (common mode).
24 MICP input Microphone positive input.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Cirrus Logic
Package QFN-24(4x4)
Category Communication Interface Chip/UART/485/232
Pins 25

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Digital supply range (Core) DCVDD 1.71 3.6 V 7
Digital supply range (Buffer) DBVDD 1.71 3.6 V 7
Analogue supplies range AVDD, SPKVDD 2.5 3.6 V 7
Ground DGND, AGND, SPKGND 0 V 7
Supply voltages DBVDD, DCVDD, AVDD, SPKVDD -0.3 4.2 V 7
Voltage range digital inputs -0.3 0.3 V DGND -0.3V to DVDD +0.3V 7
Voltage range analogue inputs -0.3 0.3 V AGND -0.3V to AVDD +0.3V 7
Operating temperature range TA -25 85 °C 7
Storage temperature after soldering -65 150 °C 7
Maximum Input PGA Programmable Gain 33.25 35.25 37.25 dB Gain adjusted by INPPGAVOL 8
Minimum Input PGA Programmable Gain -14 -12 -10 dB Gain adjusted by INPPGAVOL 8
Maximum Gain from AUX input PGA mixers 4 6 7.5 dB Gain adjusted by AUX2BOOSTVOL 8
Minimum Gain from AUX input PGA mixers -14 -12 -9 dB Gain adjusted by AUX2BOOSTVOL 8
ADC Signal to Noise Ratio SNR 88 91 dB A-weighted, AVDD=3.3V 8
ADC Total Harmonic Distortion THD -80 -75 dB -1dBV Input, AVDD=3.3V 8
ADC Total Harmonic Distortion + Noise THD+N -75 -68 dB -1dBV Input, AVDD=3.3V 8
DAC to Mono Output Signal to Noise Ratio SNR 93 98 dB A-weighted, AVDD=SPKVDD=3.3V 9
DAC to Mono Output THD THD -80 -75 dBFS 0dBFS input, AVDD=SPKVDD=3.3V 9
DAC to Mono Output THD+N THD+N -78 -74 dBFS 0dBFS input, AVDD=SPKVDD=3.3V 9
MIC PGA to Speaker Output Signal to Noise Ratio SNR 94 99 dB A-weighted, AVDD=SPKVDD=3.3V 9
MIC PGA to Speaker Output THD THD -90 -85 dBFS full-scale signal, AVDD=SPKVDD=3.3V 9
MIC PGA to Speaker Output THD+N THD+N -87 -82 dBFS full-scale signal, AVDD=SPKVDD=3.3V 9
Speaker Output (BTL 8 ohm) Signal to Noise Ratio SNR 93.5 98 dB A-weighted, SPKVDD=3.3V 9
Headphone Output Signal to Noise Ratio SNR 95 99 dB A-weighted, SPKVDD=3.3V 9
Digital Input HIGH Level VIH 0.7 V x DBVDD 9
Digital Input LOW Level VIL 0.3 V x DBVDD 9
Digital Output HIGH Level VOH 0.9 V IOL=1mA, x DBVDD 9
Digital Output LOW Level VOL 0.1 V IOH-1mA, x DBVDD 9
Total Delay ADC analogue input to digital audio interface output 28 30 32 fs Wind noise filter disabled; printed as 28/fs, 30/fs, 32/fs 83
Total Delay audio interface input to DAC analogue output 33 35 37 fs Wind noise filter disabled; printed as 33/fs, 35/fs, 37/fs 83
MICN input resistance 2 kΩ INPPGAVOL = +35.25dB 8
MICN input resistance 58.5 kΩ INPPGAVOL = 0dB 8
MICN input resistance 97.5 kΩ INPPGAVOL = -12dB 8
MICP input resistance 124.5 kΩ All gain settings 8
AUX Input Resistance 20 kΩ Input boost and mixer enabled, at 0dB gain 8
Input PGA equivalent input noise 76.5 dB INPPGAVOL = +35.25dB, No input signal, 0 to 20kHz 8
Programmable Gain Step Size 0.75 dB Guaranteed monotonic 8
Input PGA Mute Attenuation INPPGAMUTE 92 dB 8
Bias Voltage (MBVSEL=0) 0.9 V MBVSEL=0, x AVDD 9
Bias Voltage (MBVSEL=1) 0.65 V MBVSEL=1, x AVDD 9
Bias Current Source 3 mA for VMICBIAS within +/-3% 9
Speaker PSRR PSRR 50 dB RL = 8 BTL, 50Hz-22kHz 9

CAD (KiCad official)

  • Symbol: WM8940CGEFL
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: QFN-24(4x4) (KiCad packages3D, STEP)
  • 3D model files: wm8940cgefl-etched.step / wm8940cgefl-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wm8940cgefl.step / wm8940cgefl.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Cirrus Logic datasheet (91 pp, sha256 c8f0e2097c3b34ff, retrieved 2026-10-30, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF