component
WL9193S5-12
Public Made by Adomby adom
WPMtek Wei Pan Microelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownWL9193S5-12
WPMtek Wei Pan Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
WL9193S5-12 from WPMtek Wei Pan Microelectronics, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Supply input pin that must be closely decoupled to GND with a 1μF or greater ceramic capacitor. |
| 2 | GND | power_in | Ground pin. |
| 3 | EN | input | Enable control input, active high; do not leave EN floating. |
| 4 | NC | unconnected | No connection. |
| 5 | OUT | power_out | Output pin; bypass with a 1μF ceramic capacitor from this pin to ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | WPMtek Wei Pan Microelectronics |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage Operation Range | VIN | 2 | 6 | V | 4 | ||
| Dropout Voltage | VDROP | 700 | 800 | mV | VOUT = 1.2V, IOUT = 300mA | 4 | |
| Quiescent Current (active) | IQ_ON | 36 | 52 | µA | Active mode: VEN=VIN | 4 | |
| Shutdown Current | IQ OFF | 0.01 | 1 | µA | VEN=0V | 5 | |
| Regulated Output Voltage | VOUT | -2 | 2 | % | IOUT=1mA, -40°C≤TA≤85°C | 5 | |
| Output Voltage Line Regulation | RegLINE | 0.03 | 0.2 | % | VIN = VOUT +1V to 5.5V, IOUT = 10mA | 5 | |
| Output Voltage Load Regulation | RegLOAD | 0.2 | 0.7 | % | IOUT from 1mA to 300mA | 5 | |
| Current Limit | ILIM | 500 | mA | 5 | |||
| Power Supply Rejection Ratio | PSRR | 82 | dB | f=1kHz, COUT=1μF, IOUT=20mA | 5 | ||
| Power Supply Rejection Ratio | PSRR | 72 | dB | f=10kHz, COUT=1μF, IOUT=30mA | 5 | ||
| Output Noise | eN | 45 | µVRMS | 10Hz to 100kHz, IOUT=200mA, VOUT=1.2V, COUT=1μF | 5 | ||
| Soft-start Time | TON | 25 | µs | From Enable to Power On | 5 | ||
| EN Low Threshold | VENL | 0.3 | V | 5 | |||
| EN High Threshold | VENH | 1.5 | V | 5 | |||
| EN pull-down resistance | RPD | 0.8 | 1 | 1.3 | MΩ | 5 | |
| Over-temperature Shutdown Threshold | TTSD | 155 | °C | 5 | |||
| Over-temperature Shutdown Hysteresis | TTSR | 20 | °C | 5 | |||
| IN Voltage | -0.3 | 6.5 | V | 3 | |||
| Other Pin Voltage | -0.3 | V | Printed as -0.3 to VIN+0.3 V; upper limit is VIN+0.3 V, not a fixed number | 3 | |||
| Maximum Load Current | 500 | mA | 3 | ||||
| Operating Junction Temperature | -40 | 150 | °C | 3 | |||
| Storage Temperature | -65 | 150 | °C | 3 | |||
| Lead Temperature (Soldering) | 300 | °C | 10 sec | 3 | |||
| Thermal Resistance (Junction to Ambient) | 200 | ℃/W | Assigned to SOT-23-5 by inference from layout; datasheet does not label the row by package | 3 | |||
| Power Dissipation | 600 | mW | Assigned to SOT-23-5 by inference from layout; datasheet does not label the row by package | 3 | |||
| Input Voltage | VIN | 2 | 6 | V | 3 | ||
| Output Current | IOUT | 0 | 500 | mA | 3 | ||
| Operating Ambient Temperature | TA | -40 | 85 | °C | 3 | ||
| Effective Input Ceramic Capacitor Value | CIN | 0.47 | 4.7 | uF | 3 | ||
| Effective Output Ceramic Capacitor Value | COUT | 0.47 | 4.7 | uF | 3 | ||
| Input and Output Capacitor Equivalent Series Resistance | ESR | 5 | 100 | mΩ | 3 |
CAD (KiCad official)
- Symbol:
WL9193S5-12 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
wl9193s5-12-etched.step/wl9193s5-12-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);wl9193s5-12.step/wl9193s5-12.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: WPMtek Wei Pan Microelectronics datasheet (14 pp, sha256
7e3aff3e8014259b, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).