Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

WL9100S3-50B

WPMtek Wei Pan Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT23-3L

WL9100S3-50B from WPMtek Wei Pan Microelectronics, in a SOT23-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; the input and output capacitor ground connections must return to this pin through as wide and as short a copper trace as practical.
2 VOUT power_out Regulated output for the 5.0V version, rated up to 150mA with an absolute maximum of -0.3 to 6.0V, and requires a ceramic output capacitor of at least 10µF placed close to VOUT and GND.
3 VIN power_in Power input with a recommended range of 3.0V to 36V and an absolute maximum rating of 40V, decoupled with at least 1µF ceramic capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer WPMtek Wei Pan Microelectronics
Package SOT23-3L
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VIN 3 36 V 5
Quiescent Current IQ 1.5 3 µA VIN = 12V, No Load 5
Output Current IOUT 150 mA 5
Dropout Voltage VDROP 450 550 mV IOUT = 100mA, VOUT = VOUTNOM, 0.1V 5
Load Regulation ΔVLOAD 0.03 0.05 %/mA VIN = VOUTNOM + 1V, 1mA ≤ IOUT ≤ 100mA 5
Line Regulation ΔVLINE 0.01 0.02 %/V VOUTNOM + 1V ≤ VIN ≤ 24V, IOUT = 1mA 5
Output voltage accuracy (B grade, ±2% default) -2 2 % Suffix B: ±2% (default); ±1% only if customized 1
Operating Ambient Temperature -40 85 °C 4
Input Voltage 3 24 V 4
Output Voltage 1.8 5 V 4
Supply Input Voltage VIN -0.3 40 V 4
VOUT to VIN VOUT _ VIN -35 -0.3 V 4
Regulated Output Voltage VOUT -0.3 6 V 4
ESD Human Body Model HBM -4000 4000 V Human Body Model (HBM) 4
ESD Charged Device Model CDM -2000 2000 V Charged Device Mode (CDM) 4
ESD Machine Model MM 200 V Machine Mode (MM) 4
Storage Temperature Range TSTG -65 150 °C 4
Operating Junction Temperature TJ 150 °C 4
Lead Temperature TLEAD 260 °C Soldering 10s 4
Power Dissipation, SOT23-3 PD 450 mW TA = +25°C, SOT23-3 4
Thermal Resistance, Junction to Air, SOT23-3 θJA 280 °C /W Junction to air, SOT23-3, per JESD 51-7 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper and output capacitors must be back to the WL9100 ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and/or 8

CAD (KiCad official)

  • Symbol: WL9100S3-50B
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT23-3L (KiCad packages3D, STEP)
  • 3D model files: wl9100s3-50b-etched.step / wl9100s3-50b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wl9100s3-50b.step / wl9100s3-50b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WPMtek Wei Pan Microelectronics datasheet (8 pp, sha256 6437b9fd93db9e0e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF