component
WL9005S5-33
Public Made by Adomby adom
WPMtek Wei Pan Microelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
WL9005S5-33
WPMtek Wei Pan Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5L
WL9005S5-33 from WPMtek Wei Pan Microelectronics, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Supply input, operating range 2.0 V to 7.0 V, absolute maximum -0.3 V to 9 V, and a ≥1 µF ceramic input capacitor should be placed as close to the device as possible. |
| 2 | GND | power_in | Ground reference for the regulator; the input and output capacitor grounds must return to this pin through a wide, short copper trace. |
| 3 | EN | input | Enable control input with absolute maximum rating of -0.3 V to 9 V, where VEN ≥ 1.2 V enables the output and VEN ≤ 0.4 V disables it. |
| 4 | NC | unconnected | No connect pin with no internal connection on the SOT23-5L package. |
| 5 | VOUT | power_out | Regulated output, adjustable in the 0.8 V to 5.0 V range (3.3 V for the -33 variant), requiring a ≥1 µF ceramic output capacitor (X7R or X5R) placed close to VOUT and GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | WPMtek Wei Pan Microelectronics |
| Package | SOT-23-5L |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 2 | 7 | V | 5 | ||
| Quiescent Current | IQ | 0.3 | 0.5 | µA | VIN >VOUTNOM , VIN=EN; IOUT =0mA | 5 | |
| Shutdown Current | ISHDN | 0 | 0.1 | µA | EN=0 V , VOUT =0 V | 5 | |
| Output Current | IOUT | 500 | mA | VIN = VOUTNOM +1V | 5 | ||
| Dropout Voltage | VDROP | 600 | 750 | mV | VOUT =3.3V; IOUT =500mA | 5 | |
| Load Regulation | ΔVLOAD | 5 | 20 | mV | VIN = VOUTNOM +1V; 1mA≦ IOUT ≦100mA | 5 | |
| EN Threshold Voltage CE High | VCEH | 1.2 | V | 5 | |||
| EN Threshold Voltage CE Low | VCEL | 0.4 | V | 5 | |||
| Temperature Coefficient | ΔVOUT/ΔT*VOUT | -100 | 100 | ppm/°C | IOUT =30mA , TA=0~70°C | 5 | |
| Thermal Shutdown Temperature | TSHDN | 160 | °C | 5 | |||
| Thermal Shutdown Hysteresis | ΔTSHD | 20 | °C | 5 | |||
| Operating Ambient Temperature | TA | -40 | 85 | °C | 4 | ||
| Input Voltage (recommended operating) | VIN | 2 | 7 | V | 4 | ||
| Output Voltage (recommended operating, family range 0.8V to 5.0V) | VOUT | 0.8 | 5 | V | 4 | ||
| Supply Input Voltage | VIN | -0.3 | 9 | V | 4 | ||
| EN to GND Voltage | VEN | -0.3 | 9 | V | 4 | ||
| Regulated Output Voltage | VOUT | -0.3 | 5 | V | 4 | ||
| Power Dissipation SOT23-5L | PD | 500 | mW | TA=+25°C | 4 | ||
| Human Body Model ESD | HBM | -4000 | 4000 | V | 4 | ||
| Charged Device Mode ESD | CDM | -2000 | 2000 | V | 4 | ||
| Machine Mode ESD | MM | 200 | V | 4 | |||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 4 | ||
| Operating Junction Temperature | TJ | 150 | °C | 4 | |||
| Lead Temperature (Soldering) | TLEAD | 260 | °C | 10s | 4 | ||
| Thermal Resistance (Junction to air) SOT23-5L | θJA | 250 | °C /W | JESD 51-7 | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | and output capacitors must be back to the WL9005 ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and/or | 10 |
CAD (KiCad official)
- Symbol:
WL9005S5-33 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files:
wl9005s5-33-etched.step/wl9005s5-33-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);wl9005s5-33.step/wl9005s5-33.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: WPMtek Wei Pan Microelectronics datasheet (11 pp, sha256
2ed7848826dfb0c6, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# WL9005S5-33
**WPMtek Wei Pan Microelectronics** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5L
WL9005S5-33 from WPMtek Wei Pan Microelectronics, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Supply input, operating range 2.0 V to 7.0 V, absolute maximum -0.3 V to 9 V, and a ≥1 µF ceramic input capacitor should be placed as close to the device as possible. |
| 2 | GND | power_in | Ground reference for the regulator; the input and output capacitor grounds must return to this pin through a wide, short copper trace. |
| 3 | EN | input | Enable control input with absolute maximum rating of -0.3 V to 9 V, where VEN ≥ 1.2 V enables the output and VEN ≤ 0.4 V disables it. |
| 4 | NC | unconnected | No connect pin with no internal connection on the SOT23-5L package. |
| 5 | VOUT | power_out | Regulated output, adjustable in the 0.8 V to 5.0 V range (3.3 V for the -33 variant), requiring a ≥1 µF ceramic output capacitor (X7R or X5R) placed close to VOUT and GND. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | WPMtek Wei Pan Microelectronics |
| Package | SOT-23-5L |
| Category | Power Management (PMIC) |
| Pins | 5 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 2 | | 7 | V | | 5 |
| Quiescent Current | IQ | | 0.3 | 0.5 | µA | VIN >VOUTNOM , VIN=EN; IOUT =0mA | 5 |
| Shutdown Current | ISHDN | 0 | 0.1 | | µA | EN=0 V , VOUT =0 V | 5 |
| Output Current | IOUT | 500 | | | mA | VIN = VOUTNOM +1V | 5 |
| Dropout Voltage | VDROP | | 600 | 750 | mV | VOUT =3.3V; IOUT =500mA | 5 |
| Load Regulation | ΔVLOAD | | 5 | 20 | mV | VIN = VOUTNOM +1V; 1mA≦ IOUT ≦100mA | 5 |
| EN Threshold Voltage CE High | VCEH | 1.2 | | | V | | 5 |
| EN Threshold Voltage CE Low | VCEL | | | 0.4 | V | | 5 |
| Temperature Coefficient | ΔVOUT/ΔT*VOUT | -100 | | 100 | ppm/°C | IOUT =30mA , TA=0~70°C | 5 |
| Thermal Shutdown Temperature | TSHDN | | | 160 | °C | | 5 |
| Thermal Shutdown Hysteresis | ΔTSHD | | | 20 | °C | | 5 |
| Operating Ambient Temperature | TA | -40 | | 85 | °C | | 4 |
| Input Voltage (recommended operating) | VIN | 2 | | 7 | V | | 4 |
| Output Voltage (recommended operating, family range 0.8V to 5.0V) | VOUT | 0.8 | | 5 | V | | 4 |
| Supply Input Voltage | VIN | -0.3 | | 9 | V | | 4 |
| EN to GND Voltage | VEN | -0.3 | | 9 | V | | 4 |
| Regulated Output Voltage | VOUT | -0.3 | | 5 | V | | 4 |
| Power Dissipation SOT23-5L | PD | | | 500 | mW | TA=+25°C | 4 |
| Human Body Model ESD | HBM | -4000 | | 4000 | V | | 4 |
| Charged Device Mode ESD | CDM | -2000 | | 2000 | V | | 4 |
| Machine Mode ESD | MM | | | 200 | V | | 4 |
| Storage Temperature Range | TSTG | -65 | | 150 | °C | | 4 |
| Operating Junction Temperature | TJ | | | 150 | °C | | 4 |
| Lead Temperature (Soldering) | TLEAD | | | 260 | °C | 10s | 4 |
| Thermal Resistance (Junction to air) SOT23-5L | θJA | | 250 | | °C /W | JESD 51-7 | 4 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | | and output capacitors must be back to the WL9005 ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and/or | 10 |
## CAD (KiCad official)
- Symbol: `WL9005S5-33`
- Footprint: `Package_TO_SOT_SMD:SOT-23-5`
- 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files: `wl9005s5-33-etched.step` / `wl9005s5-33-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `wl9005s5-33.step` / `wl9005s5-33.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [WPMtek Wei Pan Microelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8757102226701996032) (11 pp, sha256 `2ed7848826dfb0c6`, retrieved 2026-10-18, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/wl9005s5-33-datasheet.pdf)