Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

WL9005S3-18

WPMtek Wei Pan Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-3L

WL9005S3-18 from WPMtek Wei Pan Microelectronics, in a SOT-23-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference pin; input and output capacitor returns must connect to this pin through a wide, short copper trace.
2 VOUT power_out Regulated output rated up to 500mA, with a ≥1µF ceramic output capacitor placed as close as possible to VOUT and GND and an absolute maximum of 5V.
3 VIN power_in Power input with a recommended operating range of 2.0V to 7.0V (absolute maximum 9V), with a ≥1µF ceramic capacitor placed close to the pin and VIN must exceed VOUT plus dropout for normal operation.

Key specifications

Parameter Value
Manufacturer WPMtek Wei Pan Microelectronics
Package SOT-23-3L
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VIN 2 7 V 5
Quiescent Current IQ 0.3 0.5 µA VIN >VOUTNOM, VIN=EN, IOUT=0mA 5
Shutdown Current ISHDN 0 0.1 µA EN=0 V, VOUT =0 V 5
Output Current IOUT 500 mA VIN = VOUTNOM +1V 5
EN Threshold Voltage (CE High) VCEH 1.2 V 5
EN Threshold Voltage (CE Low) VCEL 0.4 V 5
Load Regulation ΔVLOAD 5 20 mV VIN = VOUTNOM +1V, 1mA≦ IOUT ≦100mA 5
Operating Ambient Temperature -40 85 °C 4
Input Voltage 2 7 V 4
Output Voltage 0.8 5 V 4
Supply Input Voltage VIN -0.3 9 V 4
EN to GND VEN -0.3 9 V 4
Regulated Output Voltage VOUT -0.3 5 V 4
Human Body Model (HBM) ESD -4000 4000 V 4
Charged Device Mode (CDM) ESD -2000 2000 V 4
Machine Mode (MM) ESD 200 V 4
Storage Temperature Range TSTG -65 150 °C 4
Operating Junction Temperature TJ 150 °C 4
Lead Temperature (Soldering) TLEAD 260 °C Soldering 10s 4
Power Dissipation, SOT23-3L PD 450 mW TA=+25℃ 4
Thermal Resistance (Junction to air), SOT23-3L θJA 275 °C /W Junction to air 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper and output capacitors must be back to the WL9005 ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and/or 10

CAD (KiCad official)

  • Symbol: WL9005S3-18
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT-23-3L (KiCad packages3D, STEP)
  • 3D model files: wl9005s3-18-etched.step / wl9005s3-18-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wl9005s3-18.step / wl9005s3-18.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WPMtek Wei Pan Microelectronics datasheet (11 pp, sha256 2ed7848826dfb0c6, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF