component

WL9005S3-15

Public Made by Adom

by adom

WPMtek Wei Pan Microelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-3L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)wl9005s3-15factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers wl9005s3-15: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
wl9005s3-15-etched.glb Publish 0.1.0 · Ray 17d ago
wl9005s3-15-etched.step wl9005s3-15: factory component page (tier=lcsc) · Ray 17d ago
wl9005s3-15-hero.glb wl9005s3-15: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
wl9005s3-15-hero.overlay.json Publish 0.1.0 · Ray 17d ago
wl9005s3-15.glb Publish 0.1.0 · Ray 17d ago
wl9005s3-15.kicad_mod Publish 0.1.0 · Ray 17d ago
wl9005s3-15.kicad_sym Publish 0.1.0 · Ray 17d ago
wl9005s3-15.lbr Publish 0.1.0 · Ray 17d ago
wl9005s3-15.step Publish 0.1.0 · Ray 17d ago

WL9005S3-15

WPMtek Wei Pan Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-3L

WL9005S3-15 from WPMtek Wei Pan Microelectronics, in a SOT-23-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference pin; the input and output capacitor grounds must return to this pin through as wide and short a copper trace as practical.
2 VOUT power_out Regulated output voltage, 0.8 V to 5.0 V, which requires a ceramic output capacitor of at least 1 µF (X7R or X5R) placed as close to the pin as possible.
3 VIN power_in Power input with a 2.0 V to 7.0 V recommended operating range (-0.3 V to 9 V absolute maximum), decoupled by a ceramic capacitor of at least 1 µF placed as close to the pin as possible.

Key specifications

Parameter Value
Manufacturer WPMtek Wei Pan Microelectronics
Package SOT-23-3L
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VIN 2 7 V 5
Quiescent Current IQ 0.3 0.5 µA VIN >VOUTNOM , VIN=EN; IOUT =0mA 5
Shutdown Current ISHDN 0 0.1 µA EN=0 V , VOUT =0 V 5
Output Current IOUT 500 mA VIN = VOUTNOM +1V 5
Dropout Voltage VDROP 600 750 mV VOUT =3.3V; IOUT =500mA 5
Load Regulation ΔVLOAD 5 20 mV VIN = VOUTNOM +1V; 1mA≦ IOUT ≦100mA 5
EN Threshold Voltage CE High VCEH 1.2 V CE High Voltage 5
EN Threshold Voltage CE Low VCEL 0.4 V CE Low Voltage 5
Temperature Coefficient ΔVOUT/ΔT*VOUT -100 100 ppm/°C IOUT =30mA , TA=0~70°C 5
Thermal Shutdown Temperature TSHDN 160 °C 5
Thermal Shutdown Hysteresis ΔTSHD 20 °C 5
Dropout Voltage VDROP 100 mV VOUT =3.3V; IOUT =100mA 5
Line Regulation ΔVLINE 0.05 %/V IOUT =10mA; VOUTNOM+1.0V ≦ VIN ≦7V 5
EN PIN Current IEN 0.01 µA 5
Current Limit ILIMIT 650 mA 5
Short Current ISHORT 100 mA VOUT = GND 5
Output Noise Voltage VON 100 µVrms VOUT=3.3V, IOUT =200mA, BW = 100Hz~10KHz 5
Power Supply Rejection Rate PSRR 70 dB f=1kHz; IOUT =100mA, VOUT =3.3V 5
Power Supply Rejection Rate PSRR 65 dB f=10kHz; IOUT =100mA, VOUT =3.3V 5
Input Voltage (recommended) VIN 2 7 V 4
Output Voltage (recommended) VOUT 0.8 5 V 4
Operating Ambient Temperature TA -40 85 °C 4
Supply Input Voltage VIN -0.3 9 V 4
EN to GND Voltage VEN -0.3 9 V 4
Regulated Output Voltage VOUT -0.3 5 V 4
Power Dissipation SOT23-3L PD 450 mW TA=+25℃ 4
Thermal Resistance Junction to Air SOT23-3L θJA 275 °C /W Junction to air, per JESD 51-7 4
Human Body Model ESD HBM -4000 4000 V 4
Charged Device Mode ESD CDM -2000 2000 V 4
Machine Mode ESD MM 200 V 4
Storage Temperature Range TSTG -65 150 °C 4
Operating Junction Temperature TJ 150 °C 4
Lead Temperature (Soldering) TLEAD 260 °C Soldering 10s 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper and output capacitors must be back to the WL9005 ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and/or 10

CAD (KiCad official)

  • Symbol: WL9005S3-15
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT-23-3L (KiCad packages3D, STEP)
  • 3D model files: wl9005s3-15-etched.step / wl9005s3-15-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wl9005s3-15.step / wl9005s3-15.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WPMtek Wei Pan Microelectronics datasheet (11 pp, sha256 2ed7848826dfb0c6, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF