main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs wl700: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers wl700: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json wl700: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 19h ago
README.md wl700: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 16d ago
wl700-etched.fit.json wl700: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
wl700-etched.glb wl700: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
wl700-etched.step wl700: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
wl700.glb Publish 0.1.0 · Ray 28d ago
wl700.kicad_mod Publish 0.1.0 · Ray 28d ago
wl700.kicad_sym Publish 0.1.0 · Ray 28d ago
wl700.lbr Publish 0.1.0 · Ray 28d ago
wl700.step Publish 0.1.0 · Ray 28d ago

WL700

WL · RF Transceiver ICs · SOP-8

WL700 from WL, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VSSRF power_in RF ground pin. Connect to the board ground plane.
2 ANT input RF signal input pin. Connects to the antenna matching network (typical: series C 2.2p with parallel L 27nH / C 4.7p and shunt L 33nH).
3 VDDRF power_in Power supply pin, 2.0-5.5 V (typical 3.3 V). Requires an external decoupling capacitor to ground; for 5 V applications insert a 47 Ω series resistor to protect the chip.
4 CTH passive Reference/threshold pin for the internal data slicer/comparator. Requires an external capacitor (typical 0.47 µF) to ground. Source impedance ~145 kΩ.
5 DO output Demodulated digital data output. In SHUTDOWN mode this pin is in a weak pull-down state.
6 SHUT input Shutdown control input. Tie to VDD for shutdown mode (0.1 µA typ.); tie to GND for normal operating (receive) mode. Startup time from SHUT-low to receiving is 3 ms.
7 CAGC passive AGC filter/hold capacitor pin. May be left unconnected (typical schematic shows optional cap C5 to ground; the datasheet explicitly notes pin 7 can be left floating).
8 REFOSC passive External reference crystal connection. Use 4.897 MHz for 315 MHz operation or 6.7458 MHz for 433.92 MHz operation. Input impedance ~290 kΩ, source current ~5.2 µA.

Key specifications

Parameter Value
Manufacturer WL
Package SOP-8
Category RF And Wireless
Pins 8

CAD (KiCad official)

  • Symbol: WL700
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: wl700-etched.step / wl700-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); wl700.step / wl700.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WL datasheet (8 pp, sha256 b1cea904b90304a1, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF