component

VRD1218LTX

Public Made by Adom

by adom

AnaSem Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-26. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)vrd1218ltxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers vrd1218ltx: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
vrd1218ltx-etched.glb Publish 0.1.0 · Ray 7d ago
vrd1218ltx-etched.step vrd1218ltx: factory component page (tier=lcsc) · Ray 7d ago
vrd1218ltx-hero.glb vrd1218ltx: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
vrd1218ltx-hero.overlay.json Publish 0.1.0 · Ray 7d ago
vrd1218ltx.glb Publish 0.1.0 · Ray 7d ago
vrd1218ltx.kicad_mod Publish 0.1.0 · Ray 7d ago
vrd1218ltx.kicad_sym Publish 0.1.0 · Ray 7d ago
vrd1218ltx.lbr Publish 0.1.0 · Ray 7d ago
vrd1218ltx.step Publish 0.1.0 · Ray 7d ago

VRD1218LTX

AnaSem · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-26

VRD1218LTX from AnaSem, in a SOT-26. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN1 input Channel 1 enable; the datasheet gives EN high level of 1.2V min and EN low level of 0.3V max, and pulling EN to VSS shuts channel 1 down and discharges CL through the auto-discharge resistance.
2 VIN power_in Voltage input for both regulators; operating range is 1.6V to 6.0V and the absolute maximum rating is -0.3V to +7.0V, with at least 1.0µF recommended between VIN and VSS.
3 EN2 input Channel 2 enable; the datasheet gives EN high level of 1.2V min and EN low level of 0.3V max, and pulling EN to VSS shuts channel 2 down and discharges CL through the auto-discharge resistance.
4 VOUT2 power_out Channel 2 regulated output, rated 250mA per channel; VOUT must not exceed VIN+0.3V, and at least a 1.0µF low-ESR ceramic capacitor is recommended from VOUT to VSS.
5 VSS power_in Power ground, the common return for both channels and the reference for the output and input capacitors.
6 VOUT1 power_out Channel 1 regulated output, rated 250mA per channel; VOUT must not exceed VIN+0.3V, and at least a 1.0µF low-ESR ceramic capacitor is recommended from VOUT to VSS.

Key specifications

Parameter Value
Manufacturer AnaSem
Package SOT-26
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage accuracy (VOUT≦1.90V) VOUT -20 20 mV VOUT+1.0V≦VIN≦6.0V, IOUT=30mA, Ta=-40°C ~ +85°C; VOUT≦1.90V 7
Output voltage temperature coefficient ∆VOUT/∆Ta•VOUT -20 20 ppm/°C VEN=VIN, IOUT=300mA, Ta=-40°C ~ +85°C 8
Input voltage VIN 1.6 6 V 8
Load regulation ∆VOUT 10 40 mV VIN=VOUT+1.0V, IOUT=0.1mA ~100mA 8
Line regulation ∆VOUT / ∆VIN•VOUT 0.01 0.1 %/V VOUT+1.0V≦VIN≦6.0V, IOUT=30mA 8
Limit current ILIMIT 300 mA EN=VIN 8
Dropout voltage (1.2V≦VOUT≦1.65V; CH1 1.20V) VDROP 210 340 mV IOUT=100mA, 1.2V≦VOUT≦1.65V 7
Dropout voltage (1.7V≦VOUT≦2.25V; CH2 1.80V) VDROP 130 205 mV IOUT=100mA, 1.7V≦VOUT≦2.25V 7
Current consumption IDD 50 80 µA VIN=VOUT+1.0V, VOUT=Open, IOUT=0mA 8
Standby current ISTB 0.01 0.1 µA EN=VSS 8
EN high level voltage VENH 1.2 6 V 8
EN low level voltage VENL 0.3 V 8
EN high level current IENH -0.1 0.1 µA VEN=VIN 8
EN low level current IENL -0.1 0.1 µA VEN=VSS 8
Input voltage range (absolute maximum) VIN -0.3 7 V 6
Output current (absolute maximum) IOUT 500 mA 6
Power dissipation, SOT-26 PD 600 mW SOT-26; depends on board mounting, PCB 50mm×50mm×1.6mm 6
Operating temperature range TOPR -40 85 °C 6
Storage temperature range TSTG -55 125 °C 6

CAD (KiCad official)

  • Symbol: VRD1218LTX
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-26 (KiCad packages3D, STEP)
  • 3D model files: vrd1218ltx-etched.step / vrd1218ltx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); vrd1218ltx.step / vrd1218ltx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: AnaSem datasheet (35 pp, sha256 8a7839f60b52e53b, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF