main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers vps2107: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago
vps2107-etched.glb vps2107: factory component page (tier=lcsc) · Ray 1mo ago
vps2107-etched.step vps2107: factory component page (tier=lcsc) · Ray 1mo ago
vps2107-hero.glb vps2107: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
vps2107-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
vps2107.glb Publish 0.1.0 · Ray 1mo ago
vps2107.kicad_mod Publish 0.1.0 · Ray 1mo ago
vps2107.kicad_sym Publish 0.1.0 · Ray 1mo ago
vps2107.lbr Publish 0.1.0 · Ray 1mo ago
vps2107.step Publish 0.1.0 · Ray 1mo ago

VPS2107

VPSC · Power Management - Specialized · ESOP8

VPS2107 from VPSC, in a ESOP8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COM input SSR-mode optocoupler feedback pin; its voltage sets the peak current and switching frequency, with internal RC compensation so it connects directly to an optocoupler, and it is left floating in PSR mode.
2 VDD power_in Supply pin that feeds an internal LDO (VCC 5.3 V in linear operation, about 0.3 V dropout); VDD clamps at about 10 V, and if the clamp sinks more than 5.3 mA the power switch is disabled into self-recovering protection.
3 VCS input Peak-current threshold setting pin, connected through a resistor of tens of kΩ to GND, which sets the maximum and minimum peak current of the lossless current sensing (PSR mode).
4 GND power_in Reference ground for the control logic and the source of the internal LDMOS power switch.
5 DRN output Drain of the internal 132 V / 0.6 Ω LDMOS power switch (absolute maximum DRN-to-GND voltage -1.3 V to 132 V).
6 RIN input Connects through an external resistor to VIN to set startup, power-switch turn-off speed and feedforward compensation; absolute maximum voltage to GND is -0.3 V to 35 V and recommended resistor is 1 MΩ or less (typically hundreds of kΩ).
7 OUP input Multiplexed input over/under-voltage protection pin, where a divider ratio sets the undervoltage thresholds (about 2.0 V on, 1.75 V off) and a divider resistance sets the overvoltage threshold; absolute maximum is -0.3 V to 6 V.
8 FB input Output voltage feedback pin sensing the output via an auxiliary winding (PSR) or a resistor divider (buck, boost, flyback non-isolated); absolute maximum is -0.5 V to 6 V and it must be tied to GND in SSR mode.
9 EP power_in Exposed thermal pad internally connected to GND, to be soldered to a large ground area for heat dissipation; the datasheet states it is not used as an electrical connection point.

Key specifications

Parameter Value
Manufacturer VPSC
Package ESOP8
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: VPS2107
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: ESOP8 (KiCad packages3D, STEP)
  • 3D model files: vps2107-etched.step / vps2107-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); vps2107.step / vps2107.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VPSC datasheet (14 pp, sha256 5cf36841b5c8ce9b, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF