Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

VPC5021

VPSC · AC-DC Controllers and Regulators · MSOP-8

VPC5021 from VPSC, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COM input Loop feedback input. Internally pulled up through 5k to supply bias for the optocoupler; forms the modulation voltage that sets peak current and enables light-load frequency reduction. Includes internal RC loop compensation; an external RC network to GND may be added for additional compensation.
2 VIN power_in High-voltage supply input. Connects through an internal HV linear regulator to VDD; operates up to 100V (abs max 110V). Before startup VIN(ON) ~20V the regulator is off keeping IC current below 5uA; after startup the regulator generates ~8.7V at VDD.
3 VDD power_out Output of the internal linear regulator and supply node for the control logic and GATE driver. Requires an external decoupling capacitor to GND for stability. UVLO thresholds: VDD(ON) 7.4V typ, VDD(OFF) 6.3V typ; OVP at 18.6V typ.
4 GATE output Power MOSFET gate drive output. Strong drive with source peak current up to 0.8A and sink peak current up to 1.5A; rise 30ns / fall 20ns into 1nF. Powered from VDD.
5 GND power_in Chip reference ground. Return for VDD bypass, COM/SS/RT/CS networks and the GATE driver sink current.
6 CS input Current-sense input. Sampled signal is amplified internally by Av=2.5 and drives the PWM comparator, OCP (current-limit) comparator and SCP (short-circuit) comparator. Referred current-limit threshold 500mV; short-circuit threshold 800mV.
7 RT passive Maximum switching-frequency setting pin. Connect an external resistor (kΩ range) from RT to GND to program Fsw; e.g. RT=44.2kΩ→150kHz, 22kΩ→300kHz, 13.3kΩ→500kHz. VRT reference ~2.02V.
8 SS output Soft-start pin. Sources ~28uA into an external capacitor to GND during startup before the output voltage is established; the slowly rising SS voltage clamps the COM voltage slew rate to ramp the peak current gradually.

Key specifications

Parameter Value
Manufacturer VPSC
Package MSOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • VPC5021

CAD (KiCad official)

  • Symbol: VPC5021
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: vpc5021-etched.step / vpc5021-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); vpc5021.step / vpc5021.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VPSC datasheet (11 pp, sha256 4fe46188a4709733, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF