component
VNQ5050AKTR-E
Public Made by Adomby adom
STMICROELECTRONICS Global Sourcing Parts, SSOP-24. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownVNQ5050AKTR-E
STMICROELECTRONICS · Global Sourcing Parts · SSOP-24
VNQ5050AKTR-E from STMICROELECTRONICS, in a SSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Battery connection; operating range 4.5 to 36 V, absolute maximum 41 V, with active clamp at 41 to 52 V. |
| 2 | GND | power_in | Ground connection that must be reverse battery protected by an external diode/resistor network; DC reverse ground pin current is limited to 200 mA. |
| 3 | INPUT1 | input | Voltage controlled CMOS compatible input with hysteresis that controls the state of output 1 switch (VIL max 0.9 V, VIH min 2.1 V). |
| 4 | CURRENT SENSE1 | output | Analog current sense pin for channel 1 delivering a current proportional to the load current, high impedance when CS_DIS is high. |
| 5 | INPUT2 | input | Voltage controlled CMOS compatible input with hysteresis that controls the state of output 2 switch (VIL max 0.9 V, VIH min 2.1 V). |
| 6 | CURRENT SENSE2 | output | Analog current sense pin for channel 2 delivering a current proportional to the load current, high impedance when CS_DIS is high. |
| 7 | INPUT3 | input | Voltage controlled CMOS compatible input with hysteresis that controls the state of output 3 switch (VIL max 0.9 V, VIH min 2.1 V). |
| 8 | CURRENT SENSE3 | output | Analog current sense pin for channel 3 delivering a current proportional to the load current, high impedance when CS_DIS is high. |
| 9 | INPUT4 | input | Voltage controlled CMOS compatible input with hysteresis that controls the state of output 4 switch (VIL max 0.9 V, VIH min 2.1 V). |
| 10 | CURRENT SENSE4 | output | Analog current sense pin for channel 4 delivering a current proportional to the load current, high impedance when CS_DIS is high. |
| 11 | CS_DIS | input | Active high CMOS compatible pin that disables the current sense pins (VCSDL max 0.9 V, VCSDH min 2.1 V); sense enabled when low or open. |
| 12 | VCC | power_in | Battery connection; operating range 4.5 to 36 V, absolute maximum 41 V, with active clamp at 41 to 52 V. |
| 13 | OUTPUT4 | power_out | Power output of channel 4, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 14 | OUTPUT4 | power_out | Power output of channel 4, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 15 | OUTPUT4 | power_out | Power output of channel 4, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 16 | OUTPUT3 | power_out | Power output of channel 3, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 17 | OUTPUT3 | power_out | Power output of channel 3, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 18 | OUTPUT3 | power_out | Power output of channel 3, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 19 | OUTPUT2 | power_out | Power output of channel 2, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 20 | OUTPUT2 | power_out | Power output of channel 2, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 21 | OUTPUT2 | power_out | Power output of channel 2, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 22 | OUTPUT1 | power_out | Power output of channel 1, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 23 | OUTPUT1 | power_out | Power output of channel 1, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
| 24 | OUTPUT1 | power_out | Power output of channel 1, with typical DC short circuit current limit of 19 A and RON max 50 mOhm per channel. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMICROELECTRONICS |
| Package | SSOP-24 |
| Category | Global Sourcing Parts |
| Pins | 24 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating supply voltage | VCC | 4.5 | 13 | 36 | V | 9 | |
| DC supply voltage | VCC | 41 | V | 7 | |||
| Reverse DC supply voltage | -VCC | 0.3 | V | 7 | |||
| DC reverse ground pin current | -IGND | 200 | mA | 7 | |||
| Reverse DC output current | -IOUT | 20 | A | 7 | |||
| DC input current | IIN | -1 | 10 | mA | 7 | ||
| DC current sense disable input current | ICSD | -1 | 10 | mA | 7 | ||
| DC reverse CS pin current | -ICSENSE | 200 | mA | 7 | |||
| Maximum switching energy (single pulse) | EMAX | 104 | mJ | single pulse; L=3 mH; RL=0 Ω; Vbat=13.5 V; Tjstart=150 ºC; IOUT = IlimL(Typ.) | 7 | ||
| Junction operating temperature | Tj | -40 | 150 | °C | 8 | ||
| Storage temperature | Tstg | -55 | 150 | °C | 8 | ||
| Thermal resistance junction-case | Rthj-case | 2.8 | °C/W | With one channel ON | 8 | ||
| Undervoltage shutdown | VUSD | 3.5 | 4.5 | V | 9 | ||
| On-state resistance | RON | 50 | mΩ | IOUT=2 A; Tj=25 °C | 9 | ||
| On-state resistance | RON | 100 | mΩ | IOUT=2 A; Tj=150 °C | 9 | ||
| On-state resistance | RON | 65 | mΩ | IOUT=2 A; VCC=5 V; Tj=25 °C | 9 | ||
| Clamp voltage | Vclamp | 41 | 46 | 52 | V | IS=20 mA | 9 |
| Supply current, off-state | IS | 2 | 5 | µA | Off-State; VCC=13 V; Tj=25 °C; VIN=VOUT=VSENSE=VCSD=0 V | 9 | |
| Supply current, on-state | IS | 8 | 14 | mA | On-State; VCC=13 V; VIN=5 V; IOUT=0 A | 9 | |
| Off-state output current (per channel) | IL(off) | 0 | 0.01 | 3 | µA | VIN=VOUT=0 V; VCC=13 V; Tj=25 °C | 9 |
| Off-state output current (per channel) | IL(off) | 0 | 5 | µA | VIN=VOUT=0 V; VCC=13 V; Tj=125 °C | 9 | |
| Output - VCC diode voltage | VF | 0.7 | V | -IOUT=2 A; Tj=150 °C | 9 | ||
| Current sense ratio IOUT/ISENSE | K0 | 1340 | 2420 | 3460 | IOUT=0.05 A; VSENSE=0.5 V; VCSD=0 V; Tj=-40 °C...150 °C | 10 | |
| Current sense ratio IOUT/ISENSE | K1 | 1370 | 1860 | 2510 | IOUT=1 A; VSENSE=0.5 V; VCSD=0 V; Tj=-40 °C...150 °C | 10 | |
| Current sense ratio IOUT/ISENSE | K1 | 1510 | 1860 | 2210 | IOUT=1 A; VSENSE=0.5 V; VCSD=0 V; Tj=25 °C...150 °C | 10 | |
| Current sense ratio IOUT/ISENSE | K2 | 1590 | 1760 | 2140 | IOUT=2 A; VSENSE=4 V; VCSD=0 V; Tj=-40 °C...150 °C | 10 | |
| Current sense ratio IOUT/ISENSE | K2 | 1600 | 1760 | 1930 | IOUT=2 A; VSENSE=4 V; VCSD=0 V; Tj=25 °C...150 °C | 10 | |
| Current sense ratio IOUT/ISENSE | K3 | 1650 | 1740 | 1950 | IOUT=4 A; VSENSE=4 V; VCSD=0 V; Tj=-40 °C...150 °C | 10 | |
| Current sense ratio IOUT/ISENSE | K3 | 1650 | 1740 | 1830 | IOUT=4 A; VSENSE=4 V; VCSD=0 V; Tj=25 °C...150 °C | 10 | |
| Current sense ratio drift | dK1/K1 | -10 | 10 | % | IOUT=1 A; VSENSE=0.5 V; VCSD=0 V; TJ=-40 °C to 150 °C | 10 | |
| Current sense ratio drift | dK2/K2 | -8 | 8 | % | IOUT=2 A; VSENSE=4 V; VCSD=0 V; TJ=-40 °C to 150 °C | 10 | |
| Current sense ratio drift | dK3/K3 | -5 | 5 | % | IOUT=4 A; VSENSE=4 V; VCSD=0 V; TJ=-40 °C to 150 °C | 10 | |
| Analog sense leakage current | ISENSE0 | 0 | 1 | µA | IOUT=0 A; VSENSE=0 V; VCSD=5 V; VIN=0 V; Tj=-40 °C...150 °C | 10 | |
| Analog sense leakage current | ISENSE0 | 0 | 2 | µA | VCSD=0 V; VIN=5 V; Tj=-40 °C...150 °C | 10 | |
| Open load ON state current detection threshold | IOL | 4 | 20 | mA | VIN=5 V, ISENSE=5 µA | 10 | |
| Max analog sense output voltage | VSENSE | 5 | V | IOUT=4 A; VCSD=0 V | 10 | ||
| Delay response time from falling edge of CS_DIS pin | tDSENSE1H | 50 | 100 | µs | VSENSE<4 V, 0.5 A<Iout<4 A; ISENSE= 90 % of ISENSE max (see Figure 4) | 11 | |
| Delay response time from rising edge of CS_DIS pin | tDSENSE1L | 5 | 20 | µs | VSENSE<4 V, 0.5 A<Iout<4 A; ISENSE=10 % of ISENSE max (see Figure 4) | 11 | |
| Delay response time from rising edge of INPUT pin | tDSENSE2H | 80 | 250 | µs | VSENSE<4 V, 0.5 A<Iout<4 A; ISENSE=90 % of ISENSE max (see Figure 4) | 11 | |
| Delay response time between rising edge of output current and rising edge of current sense | ΔtDSENSE2H | 65 | µs | VSENSE<4 V, ISENSE=90 % of ISENSEMAX, IOUT=90 % of IOUTMAX, IOUTMAX=2 A (see Figure 5) | 11 | ||
| Delay response time from falling edge of INPUT pin | tDSENSE2L | 100 | 250 | µs | VSENSE<4 V, 0.5 A<Iout<4 A; ISENSE=10 % of ISENSE max (see Figure 4) | 11 | |
| DC short circuit current | IlimH | 13.5 | 19 | 26.5 | A | VCC=13 V | 11 |
| DC short circuit current | IlimH | 26.5 | A | 5 V<VCC<36 V | 11 | ||
| Shutdown temperature | TTSD | 150 | 175 | 200 | °C | 11 | |
| Thermal reset of STATUS | TRS | 135 | °C | 11 | |||
| Input low level voltage | VIL | 0.9 | V | 12 | |||
| Low level input current | IIL | 1 | µA | VIN= 0.9 V | 12 | ||
| Input high level voltage | VIH | 2.1 | V | 12 | |||
| High level input current | IIH | 10 | µA | VIN= 2.1 V | 12 | ||
| Input hysteresis voltage | VI(hyst) | 0.25 | V | 12 | |||
| Input clamp voltage | VICL | 5.5 | 7 | V | IIN= 1 mA | 12 | |
| Input clamp voltage | VICL | -0.7 | V | IIN= -1 mA | 12 | ||
| CS_DIS low level voltage | VCSDL | 0.9 | V | 12 | |||
| Low level CS_DIS current | ICSDL | 1 | µA | VCSD=0.9 V | 12 | ||
| CS_DIS high level voltage | VCSDH | 2.1 | V | 12 | |||
| High level CS_DIS current | ICSDH | 10 | µA | VCSD=2.1 V | 12 | ||
| CS_DIS hysteresis voltage | VCSD(hyst) | 0.25 | V | 12 | |||
| CS_DIS clamp voltage | VCSCL | 5.5 | 7 | V | ICSD= 1 mA | 12 | |
| CS_DIS clamp voltage | VCSCL | -0.7 | V | ICSD= -1 mA | 12 |
CAD (KiCad official)
- Symbol:
VNQ5050AKTR-E - Footprint:
Package_SO:SSOP-24_5.3x8.2mm_P0.65mm - 3D model: SSOP-24 (KiCad packages3D, STEP)
- 3D model files:
vnq5050aktr-e-etched.step/vnq5050aktr-e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);vnq5050aktr-e.step/vnq5050aktr-e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMICROELECTRONICS datasheet (31 pp, sha256
ad05b7adfe77692d, retrieved 2026-10-21, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).